VLIW processor and method therefor

Details VLIW processor and method therefor VLIW processor and method therefor

2005-05-10

2005-05-10

Vu, Viet D. (Department: 2154)

Electrical computers and digital processing systems: processing

Instruction issuing

Simultaneous issuance of multiple instructions

C712S024000, C712S206000

Reexamination Certificate

active

06892293

ABSTRACT:
A computing system as described in which individual instructions are executable in parallel by processing pipelines, and instructions to be executed in parallel by different pipelines are supplied to the pipelines simultaneously. The system includes storage for storing an arbitrary number of the instructions to be executed. The instructions to be executed are tagged with pipeline identification tags indicative of the pipeline to which they should be dispatched. The pipeline identification tags are supplied to a system which controls a crossbar switch, enabling the tags to be used to control the switch and supply the appropriate instructions simultaneously to the differing pipelines.

REFERENCES:
patent: 4295193 (1981-10-01), Pomerene
patent: 4437149 (1984-03-01), Pomerene et al.
patent: 4833599 (1989-05-01), Colwell et al.
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4888679 (1989-12-01), Fossum et al.
patent: 4920477 (1990-04-01), Colwell et al.
patent: 4933837 (1990-06-01), Freidin
patent: 5021945 (1991-06-01), Morrison et al.
patent: 5051885 (1991-09-01), Yates et al.
patent: 5051940 (1991-09-01), Vassiliadis et al.
patent: 5055997 (1991-10-01), Sluijter et al.
patent: 5057837 (1991-10-01), Colwell et al.
patent: 5081575 (1992-01-01), Hiller et al.
patent: 5101341 (1992-03-01), Circello et al.
patent: 5121502 (1992-06-01), Rau et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5151981 (1992-09-01), Westcott et al.
patent: 5179680 (1993-01-01), Colwell et al.
patent: 5197135 (1993-03-01), Eickemeyer et al.
patent: 5197137 (1993-03-01), Kumar et al.
patent: 5203002 (1993-04-01), Wetzel
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5226169 (1993-07-01), Gregor
patent: 5233696 (1993-08-01), Suzuki
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5276819 (1994-01-01), Rau et al.
patent: 5276821 (1994-01-01), Imai et al.
patent: 5287467 (1994-02-01), Blaner et al.
patent: 5295249 (1994-03-01), Blaner et al.
patent: 5297255 (1994-03-01), Hamanaka et al.
patent: 5297281 (1994-03-01), Emma et al.
patent: 5299321 (1994-03-01), Iizuka
patent: 5303356 (1994-04-01), Vassiliadis et al.
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 5337415 (1994-08-01), DeLano et al.
patent: 5355460 (1994-10-01), Eickemeyer et al.
patent: 5367694 (1994-11-01), Ueno
patent: 5377339 (1994-12-01), Saito et al.
patent: 5386531 (1995-01-01), Blaner et al.
patent: 5398321 (1995-03-01), Jeremiah
patent: 5404469 (1995-04-01), Chung et al.
patent: 5442760 (1995-08-01), Rustad et al.
patent: 5442762 (1995-08-01), Kato et al.
patent: 5446850 (1995-08-01), Jeremiah et al.
patent: 5448746 (1995-09-01), Eickemeyer et al.
patent: 5459844 (1995-10-01), Eickemeyer et al.
patent: 5465377 (1995-11-01), Blaner et al.
patent: 5471593 (1995-11-01), Branigin
patent: 5475853 (1995-12-01), Blaner et al.
patent: 5500942 (1996-03-01), Eickemeyer et al.
patent: 5502826 (1996-03-01), Vassiliadis et al.
patent: 5504932 (1996-04-01), Vassiliadis et al.
patent: 5506974 (1996-04-01), Church et al.
patent: 5513363 (1996-04-01), Kumar et al.
patent: 5664135 (1997-09-01), Schlansker et al.
patent: 5689428 (1997-11-01), Sauerbrey et al.
patent: 5689653 (1997-11-01), Karp et al.
patent: 5692139 (1997-11-01), Slavenburg et al.
patent: 5692169 (1997-11-01), Kathail et al.
patent: 5701430 (1997-12-01), Jeremiah et al.
patent: 5732234 (1998-03-01), Vassiliadis et al.
patent: 5748936 (1998-05-01), Karp et al.
patent: 5761470 (1998-06-01), Yoshida
patent: 5778219 (1998-07-01), Amerson
patent: 5819088 (1998-10-01), Reinders
patent: 5864692 (1999-01-01), Faraboschi et al.
patent: 5870576 (1999-02-01), Faraboschi et al.
patent: 5881260 (1999-03-01), Raje et al.
patent: 5881280 (1999-03-01), Gupta et al.
patent: 5901318 (1999-05-01), Hsu
patent: 5909559 (1999-06-01), So
patent: 5922065 (1999-07-01), Hull
patent: 5930508 (1999-07-01), Faraboschi et al.
patent: 5933850 (1999-08-01), Kumar et al.
patent: 5941983 (1999-08-01), Gupta et al.
patent: 5943499 (1999-08-01), Gillies et al.
patent: 5958044 (1999-09-01), Brown et al.
patent: 5970241 (1999-10-01), Deao et al.
patent: 5999738 (1999-12-01), Schlansker et al.
patent: 5999739 (1999-12-01), Soni et al.
patent: 6016555 (2000-01-01), Deao et al.
patent: 6023751 (2000-02-01), Schlansker et al.
patent: 6026479 (2000-02-01), Fisher et al.
patent: 6029240 (2000-02-01), Blaner et al.
patent: 6055628 (2000-04-01), Seshan et al.
patent: 6055649 (2000-04-01), Deao et al.
patent: 6058474 (2000-05-01), Baltz et al.
patent: 6061780 (2000-05-01), Shippy et al.
patent: 6065106 (2000-05-01), Deao et al.
patent: 6078940 (2000-06-01), Scales
patent: 6081885 (2000-06-01), Deao et al.
patent: 6105119 (2000-08-01), Kerr et al.
patent: 6105123 (2000-08-01), Raje
patent: 6112291 (2000-08-01), Scales et al.
patent: 6112298 (2000-08-01), Deao et al.
patent: 6125334 (2000-09-01), Hurd
patent: 6128725 (2000-10-01), Leach
patent: 6145027 (2000-11-01), Seshan et al.
patent: 6167466 (2000-12-01), Nguyen et al.
patent: 6173248 (2001-01-01), Brauch
patent: 6179489 (2001-01-01), So et al.
patent: 6182203 (2001-01-01), Simar, Jr. et al.
patent: 6195756 (2001-02-01), Hurd
patent: 6219796 (2001-04-01), Bartley
patent: 6219833 (2001-04-01), Solomon et al.
patent: 6246102 (2001-06-01), Sauerbrey et al.
patent: 6247172 (2001-06-01), Dunn et al.
patent: 6253359 (2001-06-01), Cano et al.
patent: 6260190 (2001-07-01), Ju
patent: 6263470 (2001-07-01), Hung et al.
patent: 6298370 (2001-10-01), Tang et al.
patent: 6311234 (2001-10-01), Seshan et al.
patent: 6314431 (2001-11-01), Gornish
patent: 6314560 (2001-11-01), Dunn et al.
patent: 6317820 (2001-11-01), Shiell et al.
patent: 6321318 (2001-11-01), Baltz et al.
patent: 6363516 (2002-03-01), Cano et al.
patent: 6374346 (2002-04-01), Seshan et al.
patent: 6374403 (2002-04-01), Darte et al.
patent: 6378109 (2002-04-01), Young et al.
patent: 6381704 (2002-04-01), Cano et al.
patent: 6385757 (2002-05-01), Gupta et al.
patent: 6408428 (2002-06-01), Schlansker et al.
patent: 6438747 (2002-08-01), Schreiber et al.
patent: 6442701 (2002-08-01), Hurd
patent: 0021399 (1981-01-01), None
patent: 0363222 (1990-04-01), None
patent: 0449661 (1991-01-01), None
patent: 0 451 562 (1991-03-01), None
patent: 0426393 (1991-05-01), None
patent: 0463229 (1992-01-01), None
patent: 0463296 (1992-01-01), None
patent: 0 496 407 (1992-01-01), None
patent: 0 496 928 (1992-08-01), None
patent: 0652510 (1995-05-01), None
patent: WO 8603038 (1986-05-01), None
patent: WO 8808568 (1988-11-01), None
patent: 9838791 (1998-09-01), None
Gray et al., “Static Instruction Scheduling for the HARP Multiple-Instruction-Issue Architecture”,Technical Report 142,University of Hertfordshire, Hatfield, Herts UK, Oct. 1992.
Stevens, “An Introduction to the Hatfield Superscalar Scheduler”,Technical Report No. 316,University of Herfordshire, Hatfield, Herts UK, Spring 1998.
Stevens et al., “iHARP: A Multiple Instruction Issue Processor”,Technical Report No. 125,Hatfield Polytechnic, Nov. 1991.
Adams et al., “HARP: A Statically Scheduled Multiple-Instruction-Issue Architecture and its Compiler”,Technical Report 163,University of Hertfordshire, Hatfield, Herts UK, pp. 1-8, Sep. 1993.
Arya et al., “An Architecture for High Instruction Level Parallelism”, pp. 1-21, Jan. 1995.
Beck et al., “The Cydra 5 Minisupercomputer: Architecture and Implementation”,J. Supercomputing,7:143-179 (1993).
Butler, et al., “Single Instruction Stream Parallelism Is Greater than Two”, 1991 ACM, pp. 276-286.
Chang et al., “Comparing Static and Dynamic Code Scheduling for Multiple-Instruction-Issue Processors”,Proceedings of the 24thInternational Symposium on Microarchitectures—MICRO24,pp. 1-9, 1991.
Chen, “The Effect of Code Expanding Optimizations on Instruction Cache Design”,IEEE Transactions on Computers,42(9) pp. 1045-1057, Sep. 1993.
Colwell, et al., “A VLIW Architecture for a Trace Scheduling Compiler”,IEEE Transactions on Computers,37(8) pp. 967-979, Aug. 1988.
Conte, “Trade-Offs in

Affiliated with

Also associated with

Rating

VLIW processor and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with VLIW processor and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and VLIW processor and method therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3455486