Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2001-03-01
2003-05-20
Yoo, Do Hyun (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S152000, C711S163000, C711S203000, C709S241000
Reexamination Certificate
active
06567897
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates generally to an improved data processing system and, more particularly, to an improved logically partitioned data processing system. Still more particularly, the present invention relates to an improved non-volatile random access memory access for logically partitioned data processing systems.
2. Description of Related Art
A logical partitioning (LPAR) functionality within a data processing system (platform) allows multiple copies of a single operating system (OS) or multiple heterogeneous operating systems to be simultaneously run on a single data processing system platform. A partition, within which an operating system image runs, is assigned a non-overlapping sub-set of the platform's resources. These platform allocable resources include one or more architecturally distinct processors with their interrupt management area, regions of system memory, and I/O adapter bus slots. The partition's resources are represented by the platform's firmware to the OS image.
Each distinct OS or image of an OS running within the platform are protected from each other such that software errors on one logical partition cannot affect the correct operation of any of the other partitions. This is provided by allocating a disjoint set of platform resources to be directly managed by each OS image and by providing mechanisms for ensuring that the various images cannot control any resources that have not been allocated to it. Furthermore, software errors in the control of an OS's allocated resources are prevented from affecting the resources of any other image. Thus, each image of the OS (or each different OS) directly controls a distinct set of allocable resources within the platform.
Currently, some resources existing singly within the data processing system are shared by more than one partition. It would be desirable to have a mechanism by which these single resources may be logically partitioned and have the logical partitioning strictly enforced.
SUMMARY OF THE INVENTION
The present invention provides a method, system, and computer program product for enforcing logical partitioning of a shared device to which multiple partitions within a data processing system have access. In one embodiment, a firmware portion of the data processing system receives a request from a requesting device, such as a processor assigned to one of a plurality of partitions within the data processing system, to access (i.e., read from or write to) a portion of the shared device, such as an NVRAM. The request includes a virtual address corresponding to the portion of the shared device for which access is desired. If the virtual address is within a range of addresses for which the requesting device is authorized to access, the firmware provides access to the requested portion of the shared device to the requesting device. If the virtual address is not within a range of addresses for which the requesting device is authorized to access, the firmware denies the request.
REFERENCES:
patent: 3742458 (1973-06-01), Inoue et al.
patent: 4564903 (1986-01-01), Guyette et al.
patent: 4843541 (1989-06-01), Bean et al.
patent: 5210844 (1993-05-01), Shimura et al.
patent: 5287473 (1994-02-01), Mohan et al.
patent: 5345590 (1994-09-01), Ault et al.
patent: 5396461 (1995-03-01), Fukumoto
patent: 5819061 (1998-10-01), Glassen et al.
patent: 5848435 (1998-12-01), Brant et al.
patent: 6219771 (2001-04-01), Kikuchi et al.
patent: 6233667 (2001-05-01), Shaylor et al.
patent: 6292874 (2001-09-01), Barnett
IBM Technical Disclosure Bulletin, vol. 39, No. 12, Dec. 1996, “Hypervisor High Performance Synchronous Dispatch for Coupled Systems”, one page.
IBM Technical Disclosure Bulletin, vol. 38, No. 04, Apr. 1995, “VM MPG Operating as a DRF Hypervisor as a First Level Guest Under PR/SM”, p. 325.
IBM Technical Disclosure Bulletin, vol. 36, No. 03, Mar. 1993, “Sharing Read-Only Memory among Multiple Logical Partitions”, pp. 303-304.
IBM Technical Disclosure Bulletin, vol. 39, No. 12, Dec. 1996, “Highly Parallel Coupling Facility Emulator/Router with Shadowed Link Buffers”, 2 pages.
IBM Technical Disclosure Bulletin, vol. 39, No. 06, Jun. 1996, “Coordinating Multiple Server Partitions to Enter Power-Save State”, pp. 235-239.
Lee Van Hoa
Patel Kanisha
Willoughby David R.
McBurney Mark E.
Moazzami Nasser
Yee Duke W.
Yociss Lisa L. B.
Yoo Do Hyun
LandOfFree
Virtualized NVRAM access methods to provide NVRAM CHRP... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Virtualized NVRAM access methods to provide NVRAM CHRP..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtualized NVRAM access methods to provide NVRAM CHRP... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3077749