Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2003-04-29
2009-06-09
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07546556
ABSTRACT:
A method of designing an electric circuit includes generating a part of the design, determining a virtual shape based on the part, and using the virtual shape to generate a design for an additional part. Design elements of the additional part, such as its size, location, or orientation for example, may be determined with the virtual shape. The method may also generate multiple virtual shapes based on the part, and may use one or more of the multiple virtual shapes to generate the next part. The method may be repeated to generate additional parts of the design using virtual shapes.
REFERENCES:
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6539533 (2003-03-01), Brown et al.
patent: 6574786 (2003-06-01), Pohlenz et al.
patent: 6804809 (2004-10-01), West et al.
patent: 2002/0160278 (2002-10-01), Winder et al.
patent: 2004/0010762 (2004-01-01), Habitz
Moetti, Gabe, “Graphical Editor Speeds Process Deployment,” EDN Magazine, Oct. 26, 2000, p. 30.
Cadence Design Systems Inc.
Dinh Paul
Vista IP Law Group LLP.
LandOfFree
Virtual shape based parameterized cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Virtual shape based parameterized cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual shape based parameterized cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4098819