Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
1999-06-30
2003-08-05
Kim, Matthew (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S209000, C711S219000, C711S220000
Reexamination Certificate
active
06604184
ABSTRACT:
BACKGROUND
1. Field of the Invention
This invention relates to microprocessors. In particular, the invention relates to virtual memory.
2. Description of Related Art
Memory management subsystem is one of the most important parts of the operating system (OS). Virtual memory is a technique within the memory management subsystem to allow the processor to access a larger memory space than the physical memory that actually exists in the processor system. To accomplish this, the memory management subsystem has to provide a translation or address mapping mechanism to map the virtual address space into the physical address space.
A typical OS manages and controls a number of processes concurrently. Each process has its own virtual address space. These virtual address spaces are usually separate from each other to prevent overlapping program or data. The OS has to maintain a page table to store the mapping information for each process. When the number of processes in the system becomes large, or the number of address mappings is high, the overhead of managing virtual address mappings can become a significant performance limiter in large computer systems, especially when managing sparse 64-bit or larger address spaces.
A number of prior art techniques exist for virtual mapping. One technique uses a linear or hashed page table which is laid out in the memory contiguously. This technique requires a large physical memory space. Another technique provides global sharing of page tables for a set of translations (global bit). While this technique allows the OS to map globally shared objects efficiently, it does not provide mechanisms for mapping sparse large 64-bit or larger user address spaces efficiently.
Therefore there is a need in the technology to provide a simple and efficient method to perform virtual memory mapping.
SUMMARY
The present invention relates to a method and apparatus to map virtual memory space. In brief, one embodiment of the apparatus comprises a region register file and a virtual page table look-up circuit. The region register file provides a region identifier for a virtual address in the virtual memory space. The virtual address includes a virtual region number and a virtual page number. The virtual page table look-up circuit is coupled to the region register file to generate a page table entry (PTE) virtual address from virtual address parameters. The virtual address parameters include the the virtual address.
REFERENCES:
patent: 5491806 (1996-02-01), Horstmann et al.
patent: 5652854 (1997-07-01), Wong
patent: 5809563 (1998-09-01), Yamada et al.
patent: 6012132 (2000-01-01), Yamada et al.
patent: 6308247 (2001-10-01), Ackerman et al.
patent: WP 98/44419 (1998-10-01), None
Crawford John H.
Hammond Gary N.
Zahir Achmed R.
Anderson Matthew D.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Kim Matthew
LandOfFree
Virtual memory mapping using region-based page tables does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Virtual memory mapping using region-based page tables, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual memory mapping using region-based page tables will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3092613