Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent
1998-01-21
2000-03-07
Tokar, Michael
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
326 40, 326 41, 395500, H03K 19173, H03K 19177, G06F 738
Patent
active
060345381
ABSTRACT:
A set of reconfigurable hardware includes a number of field programmable gate arrays (FPGAs), a controller referred to as a page manager, and a RAM-based local memory. In an illustrative embodiment, each of the FPGAs is suitable for implementing any one of a number of different portions of a logic circuit. A netlist or other descriptive information characterizing the logic circuit is partitioned into a number of pages, each of the pages corresponding to one of the portions of the circuit. The page manager controls the loading and unloading of the pages from the local memory into the FPGAs of the reconfigurable hardware, and controls storage and transfer of inter-page signals. The page manager is configured to detect "page faults" such as, for example, an unloaded page with a full input buffer. The page manager responds to a given page fault by subsequently loading the previously unloaded page into one of the FPGAs. The page manager may include FIFO input buffers or other suitable sets of registers for storing inter-page signal values for loaded and unloaded pages.
REFERENCES:
patent: 4541071 (1985-09-01), Ohmori
patent: 4942319 (1990-07-01), Pickett et al.
patent: 5493239 (1996-02-01), Zlotnick
patent: 5508636 (1996-04-01), Mange et al.
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5640106 (1997-06-01), Erickson et al.
patent: 5654650 (1997-08-01), Gissel
patent: 5760607 (1998-06-01), Leeds et al.
patent: 5773993 (1998-06-01), Trimberger
patent: 5838165 (1998-11-01), Chatter
J.H. Mayer, "Reconfigurable computing redefines design flexibility," Computer Design, pp. 49-52, Feb. 1997.
J. Rosenberg, "Implementing Cache Logic.TM. with FPGAs," Atmel Application Note 0461A, pp. 7-11 to 7-14.
B.K. Fawcett, "Applications of Reconfigurable Logic," in "More FPGAs," W.R. Moore and W. Luk, eds., Abingdon EE & CS Books, Oxford, England, pp. 57-69, 1994.
H. Schmit, "Incremental Reconfiguration for Pipelined Applications, " IEEE Symposium on FPGAs for Custom Computing Machines, pp. 47-55, 1996.
"Atmel FPGA is as Versatile as Madison Square Garden," ASIC Design, p. A21, Dec. 1994.
M. Disman, "FPGAs go on the record," OEM Magazine, pp. 85, 87, Nov. 1996.
K. Kwiat and W. Debany, "Reconfigurable Logic Modeling," Design Automation, http://www.isdmag.com/Editorial/1996/CoverStory9612.html, Dec. 1996.
M.J. Wirthlin and B.L. Hutchings, "A Dynamic Instruction Set Computer," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Apr. 19-21, 1995, Napa Valley, CA, pp. 99-107, Apr. 1995.
Chang Daniel D.
Lucent Technologies - Inc.
Tokar Michael
LandOfFree
Virtual logic system for reconfigurable hardware does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Virtual logic system for reconfigurable hardware, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual logic system for reconfigurable hardware will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-366542