Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent
1996-03-18
1998-03-10
Westin, Edward P.
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
326 39, H03K 19173, H03K 738
Patent
active
057265844
ABSTRACT:
A virtual high density architecture having shared memory cells for a programmable integrated circuit (IC) is provided. The architecture includes logic modules, a configuration memory unit (CMU), and a global interconnect memory (GIMU) unit. A logic cycle is divided into a number of time intervals. For each time interval, the CMU outputs information to configure the logic modules and the interconnect structure to realize an individual circuit stage of a circuit. Input and output data pertinent to this individual stage are retrieved from and stored in the GIMU based on addressing information generated from the CMU for each time interval. The CMU continuously reprograms the logic modules and interconnect structure for each time interval to realize different stages of the circuit while information used between stages is stored in the GIMU. The architecture reuses the IC's complement of logic and other functional elements continuously during a logic cycle to implement the circuit as a series of circuit stages over time using a relatively limited number of logic and other functional elements to implement each stage. The GIMU is coupled to address and data buses and the data bus is coupled to each logic module. The GIMU contains individually addressable memory cells that are shared between logic modules across different time intervals providing an extremely flexible signal path between logic modules. The GIMU has a separate read and write port for each logic module.
REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 4642487 (1987-02-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4940909 (1990-07-01), Mulder et al.
patent: 5410194 (1995-04-01), Freidin
patent: 5426378 (1995-06-01), Ong
patent: 5469003 (1995-11-01), Kean
patent: 5559450 (1996-09-01), Ngai et al.
patent: 5600263 (1997-02-01), Trimberger et al.
patent: 5629637 (1997-05-01), Trimberger et al.
N.B. Bhat,, et al., "Performance Oriented Fully Routable Dynamic Architecture for a Field Programmable Logic Device", Electronics Research Laboratory of U.C. Berkeley, Jun. 1, 1993.
Harms Jeanette S.
Murabito Anthony C.
Roseen Richard
Westin Edward P.
Xilinx , Inc.
LandOfFree
Virtual high density programmable integrated circuit having addr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Virtual high density programmable integrated circuit having addr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual high density programmable integrated circuit having addr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-142443