Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1998-08-14
2000-10-10
Prenty, Mark V.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257321, H01L 29788
Patent
active
061304522
ABSTRACT:
A memory cell having asymmetrically placed source and drain diffusions which allows programming and erasure to be obtained across one of the source or drain diffusions which extends furthest beneath the floating gate while minimizing electron tunneling at the other of the source or drain diffusions which extends only minimally beneath the floating gate. A nonvolatile semiconductor memory device comprising row and column arrangement of the cells in which adjacent columns of cells share a single virtual ground bit-line. The method for manufacturing a memory cell having asymmetric source and drain regions and comprising the steps of: (1) forming a dielectric covering a semiconductor substrate of a first conductivity type; (2) forming a first and second column of floating gate cores on the dielectric; (3) implanting a first dopant adjacent the second column and displaced from the first column, the first dopant having a second conductivity type opposite the first conductivity type; (4) forming floating gate sidewalls in contact with the floating gate cores; (5) implanting a second dopant between the floating gate sidewalls, the second dopant having the second conductivity type; (6) forming a thermal oxide between the first and second column of floating gate cores such that oxide encroachments are formed below the floating gate cores of the first and second column and the first dopant is separated from the second column of floating gate cores by the first dielectric and the second dopant is separated from first column of the floating gate cores by the oxide encroachment; and (7) completing formation of control gate dielectric and control gates. The presence of tunneling and non-tunneling connections on the source and drain side of each cell improves the isolation between adjacent memory cells and minimizes the disturb problem.
REFERENCES:
patent: 5289026 (1994-02-01), Ong
patent: 5418741 (1995-05-01), Gill
patent: 5828099 (1998-10-01), Van Dort et al.
patent: 5837584 (1998-11-01), Lu et al.
patent: 5963808 (1999-10-01), Lu et al.
Lu Wenpin
Wang Mam-Tsung
Haynes Mark A.
Macronix International Co. Ltd.
Prenty Mark V.
LandOfFree
Virtual ground flash cell with asymmetrically placed source and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Virtual ground flash cell with asymmetrically placed source and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual ground flash cell with asymmetrically placed source and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2258689