Computer graphics processing and selective visual display system – Computer graphics display memory system – Memory partitioning
Reexamination Certificate
2011-03-22
2011-03-22
Tung, Kee M (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Memory partitioning
C345S543000, C345S558000
Reexamination Certificate
active
07911475
ABSTRACT:
A display controller coupled to a display device by way of a display interface and to a host device by way of a data port that includes a processor arranged to process executable instructions and associated data, a single memory device for storing the executable instructions and associated data and EDID corresponding to the display device, and a bridge portion coupling the single memory device to the host device by way of the data port, wherein the bridge portion is always in a powered on state thereby providing access to the single memory device by the host device even when the display controller is in a powered off state such as during a boot up process when the display controller is in the powered off state.
REFERENCES:
patent: 5388208 (1995-02-01), Weingartner et al.
patent: 5757365 (1998-05-01), Ho
patent: 6044416 (2000-03-01), Hasan
patent: 6101329 (2000-08-01), Graef
patent: 6219643 (2001-04-01), Cohen et al.
patent: 6463879 (2002-10-01), Campbell et al.
patent: 6618773 (2003-09-01), Chang et al.
patent: 6687255 (2004-02-01), Holm et al.
patent: 6742133 (2004-05-01), Saeki
patent: 6763478 (2004-07-01), Bui
patent: 6873307 (2005-03-01), Nitta et al.
patent: 6952139 (2005-10-01), Endo et al.
patent: 6954863 (2005-10-01), Mouton
patent: 7000127 (2006-02-01), D'Alessio
patent: 7028200 (2006-04-01), Ma
patent: 7136042 (2006-11-01), Magendanz et al.
patent: 7184000 (2007-02-01), Itakura
patent: H2186 (2007-04-01), Noorbakhsh et al.
patent: 7263625 (2007-08-01), Katoh et al.
patent: 2001/0032321 (2001-10-01), Nanno et al.
patent: 2002/0113907 (2002-08-01), Endo et al.
patent: 2003/0025685 (2003-02-01), Shirasaki et al.
patent: 2003/0204761 (2003-10-01), D'Alessio
patent: 2003/0214507 (2003-11-01), Mawatari et al.
patent: 2004/0027357 (2004-02-01), Mendelson et al.
patent: 2004/0080482 (2004-04-01), Magendanz et al.
patent: 2004/0119731 (2004-06-01), Lee
patent: 2004/0150650 (2004-08-01), Mendelson et al.
patent: 2005/0080939 (2005-04-01), Onuma et al.
patent: 2005/0110618 (2005-05-01), Creff et al.
patent: 2005/0289378 (2005-12-01), Vorenkamp et al.
patent: 2006/0022985 (2006-02-01), Shepherd et al.
patent: 2006/0082569 (2006-04-01), Noorbakhsh et al.
patent: 2006/0082584 (2006-04-01), Noorbakhsh et al.
patent: 2006/0082586 (2006-04-01), Noorbakhsh et al.
patent: 2006/0085627 (2006-04-01), Noorbakhsh et al.
patent: 2006/0091943 (2006-05-01), Noorbakhsh et al.
patent: WO 03/071413 (2003-08-01), None
Australian Patent Office Examination Report dated May, 18, 2007 from related application SG 200506305-2.
Australian Patent Office Written Opinion and Search Report dated Oct. 9, 2006 in related application SG 200506305-2.
Office Action dated Sep. 28, 2007 in U.S. Appl. No. 11/060,917.
Office Action dated Jan. 8, 2008 in U.S. Appl. No. 11/061,228.
Office Action dated Jan. 25, 2008 in U.S. Appl. No. 11/060,862.
Office Action dated Dec. 13, 2007 in U.S. Appl. No. 11/061,165.
VESA—Video Electronics Standards Association, “E-EDID Implementation Guide,” Version 1.0, Jun. 4, 2001.
Office Action dated Apr. 21, 2008 in U.S. Appl. No. 11/060,917.
Office Action dated Apr. 30, 2008 in U.S. Appl. No. 11/060,873.
Extended European Search Report dated Jul. 8, 2008 in EP Application No. 05256357.4.
“Digital Visual Interface DVI,” Digital Display Working Group, revision 1.0, Apr. 2, 1999.
Stenhouse, H., “Inter-IC Communications: The I2C Bus,” Elektor Electronics, No. 181, Sep. 16, 1990.
“Ultra Simple I2C Interface for EEPROM,” Electronics World, May 1996, p. 406.
Notice of Allowance dated Sep. 15, 2008 in U.S. Appl. No. 11/061,228.
Office action dated Sep. 16, 2008 in U.S. Appl. No. 11/060,873.
Notice of Allowance dated Sep. 23, 2008 in U.S. Appl. No. 11/060,917.
Office Action dated Jun. 20, 2008 in CN Patent Application No. 200510116103.5.
Office Action dated Jan. 7, 2009 in U.S. Appl. No. 11/061,165.
Office Action dated Jul. 21, 2009 in U.S. Appl. No. 11/061,165.
Chilukuri Ram
Keene David
Lattanzi John
Noorbakhsh Ali
Beyer Law Group LLP
Crawford Jacinta
Genesis Microchip Inc.
Jorgenson Lisa K.
Tung Kee M
LandOfFree
Virtual extended display information data (EDID) in a flat... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Virtual extended display information data (EDID) in a flat..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual extended display information data (EDID) in a flat... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2725625