Video interface unit for mapping physical image data to logical

Television – Image signal processing circuitry specific to television – With details of static storage device

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

345190, 395166, H04N 5907

Patent

active

054868769

ABSTRACT:
A video interface unit for transferring image data between video memory and video processing components interfaces with a video bus. The video interface unit has a partionable data buffer. The partionable buffer enables data to be accessed without redundant fetches of image data and for associated processing of data to be interleaved.

REFERENCES:
patent: 4646270 (1987-02-01), Vess
patent: 4716460 (1987-12-01), Benson et al.
patent: 4800431 (1989-01-01), Deering
patent: 4847809 (1989-07-01), Suzuki
patent: 4965751 (1990-10-01), Thayer et al.
patent: 5124692 (1992-06-01), Sasson
patent: 5311211 (1994-05-01), Simpson
DeVos, "VLSI-Architectures for the Hierarchical Block-Matching Algorithm for HDTV Application," SPIE Visual Communications and Image Processing, vol. 1360, pp. 398-409, (1990).
"IIT Vision Processor, Single-Chip Microcode-Driven VSP for DCT-based Algorithms, Preliminary Data Sheet," Integrated Information Technology Inc., Sep. 1991.
"Using the IIT Vision Processor in JPEG Applications," Integrated Information Technology, Inc., Sep., 1991.
"Video Compression Processor Handles Multiple Protocols," Electronic Products, p. 85, Oct. 1991.
Leonard, M., "Silicon Solution Merges Video, Stills, and Voice," Electronic Design, pp. 45-54, Apr. 2, 1992.
"AT&T Chip Set Overview--Competition," Array Microsystems--Proprietary, Apr. 7, 1992.
Grunin, L., "Image Compression for PC Graphics," PC Magazine, pp. 337-350, Apr. 28, 1992.
"Integrated Vision Module, Advance Information Data Sheet", Integrated Information Technology, Inc., No Date.
Kummerow, et al., "A Multiprocessor Based Low Bitrate Video Codec Architecture and a Well-Adapted Two Phase Software Coding Strategy," SPIE Visual Communications and Image Processing IV, vol. 1199, pp. 237-247, (1989).
Yang, et al., "Very High Efficiency VLSI Chip-Pair for Full Search Block Matching with Fractional Precision," IEEE, pp. 2437-2440, (1989).
"Motion Estimation Processor," STI3220 SGS-Thomson Microelectronics, Jul., 1990.
"L64720 Video Motion Estimation Processor (MEP) Preliminary", LSI Logic Corporation, Jul., 1990.
"Video Compression Chip Set," LSI Logic Corporation, Sep. 27, 1990.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Video interface unit for mapping physical image data to logical does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Video interface unit for mapping physical image data to logical , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Video interface unit for mapping physical image data to logical will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1508211

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.