Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
1999-07-02
2003-04-08
Myers, Paul R. (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
Reexamination Certificate
active
06546449
ABSTRACT:
FIELD OF THE INVENTION
The present invention generally relates to system having a combined system, memory, and graphic controller, and more specifically to a system and graphic controller using a unified memory.
BACKGROUND OF THE INVENTION
Prior art computer systems have traditionally used separate system and graphics memory controllers. One reason for using separate system and graphic controllers has been the need to use dedicated graphics memory, which was controlled by the graphic controller. The use of dedicated graphics memory has been needed in order to access and process graphics data fast enough to assure the frame refresh rate of the computer system is maintained. When a video graphics engine can not maintain a frame rate, the picture can look choppy and will generally be unsuitable for viewing by a user.
With three-dimensional graphics, multiple data types are stored for each pixel. In order to render the final image on a display device, it is necessary of a graphics engine to retrieve all types of data associated with each pixel. Often, this involves opening and closing multiple blocks of memory, requiring overhead delay in the process.
Prior art graphic systems have also used Accelerated Graphics Port (AGP) protocol in order to access translation table information to map graphics data requests from virtual memory space to logical memory space. The implementation of the AGP requires the entire protocol associated with the AGP port to be completely implemented not only on the memory controller, but on the external device also being accessed via the AGP port as well. As a result, the amount of overhead needed to satisfy the AGP protocol requirements increases the cost of the system.
Yet another problem associated with prior art systems was that the system bus was used to access memory and hard drive devices resulting in bandwidth limitation of the system bus. For example, a Peripheral Components Interconnect (PCI) bus would often be used in order to access system memory and peripherals, as well as other mass storage devices. When the PCI bus was used to transmit data from a number of data storage sources, the arbiter associated with the external storage devices became bandwidth limited due to the transmission capabilities of the protocol implemented on the system bus.
Therefore, a system capable of overcoming these problems would be advantageous.
REFERENCES:
patent: 6041417 (2000-03-01), Hammond et al.
patent: 6118462 (2000-09-01), Margulis
patent: 6151651 (2000-11-01), Hewitt et al.
patent: 6173367 (2001-01-01), Aleksic et al.
patent: 6230223 (2001-05-01), Olarig
patent: 6252612 (2001-06-01), Jeddeloh
patent: 6260123 (2001-07-01), Strongin et al.
patent: 6279065 (2001-08-01), Chin et al.
patent: 6295068 (2001-09-01), Peddada et al.
patent: 6308237 (2001-10-01), Strongin et al.
patent: 6317803 (2001-11-01), Rasmussen et al.
patent: 6326973 (2001-12-01), Behrbaum et al.
patent: 6330654 (2001-12-01), LaBerge et al.
Aleksic Milivoje
Asaro Antonio
Cheng Danny H. M.
Li Raymond M.
Mizuyabu Carl K.
ATI International Srl
Myers Paul R.
Vedder Price Kaufman & Kammholz
LandOfFree
Video controller for accessing data in a system and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Video controller for accessing data in a system and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Video controller for accessing data in a system and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3022863