Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2005-12-30
2008-08-26
Estrada, Michelle (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S773000, C257SE21577, C257SE21174, C257SE21175, C257SE21583
Reexamination Certificate
active
07417321
ABSTRACT:
Via structure and process flow for interconnection in a semiconductor product. A bottom metal layer is provided to represent a connection layer in the semiconductor product. An isolation layer on the bottom metal layer comprises a via hole exposing a portion of the bottom metal layer. The via hole comprises a sidewall and a bottom. A first barrier metal layer is disposed on the sidewall of the via hole, but not on the bottom of the via hole. A metal under-layer is formed on the bottom of the via hole and on the first barrier metal layer. A second barrier metal layer is formed on the metal under-layer. A metal fill layer fills the via hole. A lattice mismatch between the metal under-layer and the second barrier metal layer is less than about 5%.
REFERENCES:
patent: 6211069 (2001-04-01), Hu et al.
patent: 6498091 (2002-12-01), Chen et al.
patent: 6953742 (2005-10-01), Chen et al.
patent: 7244674 (2007-07-01), Li et al.
patent: 2002/0127849 (2002-09-01), Lin et al.
patent: 2003/0087520 (2003-05-01), Chen et al.
patent: 2003/0218256 (2003-11-01), Merchant et al.
patent: 2004/0147104 (2004-07-01), Lin et al.
patent: 2004/0157425 (2004-08-01), Catabay et al.
patent: 2004/0209460 (2004-10-01), Xi et al.
patent: 2005/0074968 (2005-04-01), Chen et al.
patent: 2005/0255690 (2005-11-01), Chen et al.
patent: 2006/0154464 (2006-07-01), Higashi
patent: 2006/0202345 (2006-09-01), Barth et al.
patent: 2007/0252278 (2007-11-01), Li et al.
Chen Kei-Wei
Lin Yu-Ku
Lu Ying-Jing
Tsao Jung-Chih
Wang Yu-Sheng
Estrada Michelle
Stark Jarrett J
Taiwan Semiconductor Manufacturing Co. Ltd
Thomas Kayden Horstemeyer & Risley
LandOfFree
Via structure and process for forming the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Via structure and process for forming the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Via structure and process for forming the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4015381