Low power memory controller with leaded double data rate...

Details Low power memory controller with leaded double data rate... Low power memory controller with leaded double data rate...

2003-12-05

2008-08-05

Lee, Thomas (Department: 2115)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

C713S400000, C713S600000

Reexamination Certificate

active

07409572

ABSTRACT:
An integrated circuit is provided that includes an execution engine and a memory controller. The execution engine is clocked at a first rate and the memory controller is clocked at a second rate that is less than the first rate. Pins on the integrated circuit can transfer data to and from the integrated circuit on both the rising and falling edges of a second clock transitioning at the second clock rate. The integrated circuit is preferably packaged using a lead frame and wire bonds extending from pads on the integrated circuit to corresponding leads. The leads are secured to trace conductors on a surface of a printed circuit board. The board contains no more than two conductive layers separated by a dielectric layer. Thus, an overall electronic system is formed having a board with no more than two conductive layers, an execution engine that receives a first clock signal, a memory controller which receives a second clock signal, and a memory device that sends data to and from the memory controller at twice the rate of the second clock signal. Using a throttled second clock signal allows for less expensive packaging and mounting of packaged integrated circuits on a less expensive PCB, while still maintaining use of a DDR DRAM transfer mechanism.

REFERENCES:
patent: 5239639 (1993-08-01), Fischer et al.
patent: 5260892 (1993-11-01), Testa
patent: 5448715 (1995-09-01), Lelm et al.
patent: 5686764 (1997-11-01), Fulcher
patent: 5856937 (1999-01-01), Chu et al.
patent: 5945886 (1999-08-01), Millar
patent: 6320758 (2001-11-01), Chen et al.
patent: 6366989 (2002-04-01), Keskar et al.
patent: 6381164 (2002-04-01), Fan et al.
patent: 6603828 (2003-08-01), Chiu
patent: 6781405 (2004-08-01), Rajan et al.
patent: 6941416 (2005-09-01), Dorst
patent: 6955941 (2005-10-01), Bolken
patent: 6971034 (2005-11-01), Samson et al.
patent: 7243254 (2007-07-01), Kuroodi et al.
patent: 2003/0107908 (2003-06-01), Jang et al.
patent: 2003/0137860 (2003-07-01), Khatri et al.
patent: 2003/0217303 (2003-11-01), Chua-Eoan et al.
Eirik Holm, “The Printed Circuit Board Primer”, Aug. 10, 2001, retrieved from the Internet at Tom's Hardware, http://www.tomshardware.com/2001/08/10/the—printed—circuit—board—primer/.
Charles M. Kozierok, “The PC Guide: Processor Speed Support”, Apr. 17, 2001, retrieved from the Internet at PCGuide.com, http://www.pcguide.com/ref/mbsys/chip/func/cpuSpeed-c.html.
“TN-46-05, General DDR SDRAM Functionality”, Micron Technology, Jul. 2001.
JEDEC Standard, Double Data Rate (DDR) SDRAM Specification, May 2005.
Circuits, Interconnections, and Packaging for VLSI by Bakoglu, 1990, p. 321.

Affiliated with

Also associated with

Rating

Low power memory controller with leaded double data rate... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power memory controller with leaded double data rate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power memory controller with leaded double data rate... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4015382