Via programmable gate array with offset bit lines

Details Via programmable gate array with offset bit lines Via programmable gate array with offset bit lines

2007-07-27

2009-12-01

Cho, James (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S038000

Reexamination Certificate

active

07626419

ABSTRACT:
Some embodiments of the invention provide a via programmable gate array (“VPGA”) with several configurable circuits arranged in a configurable circuit arrangement. At least some of the configurable circuits are via programmable (“VP”) configured circuits. In some embodiments, the configurable circuit arrangement is a configurable circuit arrangement that includes numerous (e.g., 50, 100, etc.) configurable circuits that are arranged in several rows and columns. This circuit arrangement also includes several bit lines, where at least one the bit line provides a configuration value to at least one configurable circuit. In some embodiments, at least some bit lines traverse along more than one column or row in the circuit arrangement.

REFERENCES:
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 5233539 (1993-08-01), Agrawal et al.
patent: 5426378 (1995-06-01), Ong
patent: 5434453 (1995-07-01), Yamamoto et al.
patent: 5512765 (1996-04-01), Gaverick
patent: 5521835 (1996-05-01), Trimberger
patent: 5598109 (1997-01-01), Leong et al.
patent: 5600263 (1997-02-01), Trimberger et al.
patent: 5610829 (1997-03-01), Trimberger
patent: 5629637 (1997-05-01), Trimberger et al.
patent: 5646545 (1997-07-01), Trimberger et al.
patent: 5701441 (1997-12-01), Trimberger
patent: 5761483 (1998-06-01), Trimberger
patent: 5815372 (1998-09-01), Gallas
patent: 5815726 (1998-09-01), Cliff
patent: 5825662 (1998-10-01), Trimberger
patent: 5880598 (1999-03-01), Duong
patent: 5914616 (1999-06-01), Young et al.
patent: 5973340 (1999-10-01), Mohsen
patent: 6069490 (2000-05-01), Ochotta et al.
patent: 6084429 (2000-07-01), Trimberger
patent: 6100594 (2000-08-01), Fukui et al.
patent: 6184707 (2001-02-01), Norman et al.
patent: 6211697 (2001-04-01), Lien et al.
patent: 6275064 (2001-08-01), Agrawal et al.
patent: 6292019 (2001-09-01), New et al.
patent: 6326651 (2001-12-01), Manabe
patent: 6480954 (2002-11-01), Trimberger
patent: 6487709 (2002-11-01), Keller et al.
patent: 6496918 (2002-12-01), Dehon et al.
patent: 6501297 (2002-12-01), Kong
patent: 6515505 (2003-02-01), Rees
patent: 6526559 (2003-02-01), Schiefele et al.
patent: 6529040 (2003-03-01), Carberry et al.
patent: 6601227 (2003-07-01), Trimberger
patent: 6628679 (2003-09-01), Talarek
patent: 6633182 (2003-10-01), Pileggi et al.
patent: 6636070 (2003-10-01), Altaf
patent: 6642744 (2003-11-01), Or-Bach et al.
patent: 6675309 (2004-01-01), Baxter
patent: 6798240 (2004-09-01), Pedersen
patent: 6829756 (2004-12-01), Trimberger
patent: 6851101 (2005-02-01), Kong et al.
patent: 6954916 (2005-10-01), Bernstein et al.
patent: 7010667 (2006-03-01), Vorbach et al.
patent: 7030651 (2006-04-01), Madurawe
patent: 7126214 (2006-10-01), Huppenthal et al.
patent: 7126372 (2006-10-01), Vadi et al.
patent: 7126381 (2006-10-01), Schmit et al.
patent: 7138827 (2006-11-01), Trimberger
patent: 7145361 (2006-12-01), Rohe et al.
patent: 7193432 (2007-03-01), Schmit et al.
patent: 7193438 (2007-03-01), Rohe et al.
patent: 7224182 (2007-05-01), Hutchings et al.
patent: 7262633 (2007-08-01), Schmit et al.
patent: 7284222 (2007-10-01), Rohe et al.
patent: 7312630 (2007-12-01), Rohe et al.
patent: 2002/0008541 (2002-01-01), Young et al.
patent: 2002/0010853 (2002-01-01), Trimberger et al.
patent: 2002/0163357 (2002-11-01), Ting
patent: 2003/0042931 (2003-03-01), Ting
patent: 2003/0080777 (2003-05-01), Baxter
patent: 2004/0061147 (2004-04-01), Fujita et al.
patent: 2004/0105207 (2004-06-01), Spaderna et al.
patent: 2004/0196066 (2004-10-01), Ting
patent: 2007/0143577 (2007-06-01), Smith
patent: 2007/0241770 (2007-10-01), Rohe et al.
patent: 2007/0241786 (2007-10-01), Rohe et al.
patent: 2007/0241788 (2007-10-01), Schmit et al.
patent: 2007/0241789 (2007-10-01), Rohe et al.
patent: 2007/0245287 (2007-10-01), Rohe et al.
patent: 2008/0059937 (2008-03-01), Rohe et al.
patent: 2008/0129333 (2008-06-01), Rohe et al.
patent: 2008/0129336 (2008-06-01), Schmit et al.
Trimberger, S., “Effects of FPGA Architecture on FPGA Routing,”32ndACM/IEEE Design Automation Conference, Jun. 1995, ACM.
U.S. Appl. No. 11/271,161, filed Nov. 11, 2005, Schmit, Herman, et al., Commonly Owned U.S. Patent Application with similar specification and drawings.
U.S. Appl. No. 11/271,165, filed Nov. 11, 2005, Horel, Timothy, et al., Commonly Owned U.S. Patent Application.
U.S. Appl. No. 11/535,053, filed Sep. 25, 2006, Schmit, Herman, et al., Commonly Owned U.S. Patent Application.
Non-Final Office Action for U.S. Appl. No. 11/271,165, mailing date Oct. 15, 2007, Horel, Timothy, et al.
Restriction Requirement for U.S. Appl. No. 11/271,165, mailing date May 18, 2007, Horel, Timothy, et al.
Non-Final Office Action for U.S. Appl. No. 11/271,161, mailing date Jul. 27, 2007, Schmit, Herman, et al.
Notice of Allowance for U.S. Appl. No. 11/271,080, mailing date Apr. 16, 2007, Schmit, Herman, et al.
Notice of Allowance for U.S. Appl. No. 10/882,579, mailing date Aug. 22, 2006, Schmit, Herman, et al.
Notice of Allowance for U.S. Appl. No. 10/882,579, mailing date Apr. 7, 2006, Schmit, Herman, et al.
Non-Final Office Action for U.S. Appl. No. 10/882,579, mailing date Oct. 17, 2005, Schmit, Herman, et al.
Supplemental Notice of Allowability for U.S. Appl. No. 11/565,607, mailing date Jul. 9, 2008, Schmit, Herman, et al.
Notice of Allowance for U.S. Appl. No. 11/565,607, mailing date Jun. 16, 2008, Schmit, Herman, et al.
Final Office Action for U.S. Appl. No. 11/565,607, mailing date Jan. 4, 2008, Schmit, Herman, et al.
Non-Final Office Action for U.S. Appl. No. 11/565,607, mailing date May 24, 2007, Schmit, Herman, et al.
Notice of Allowance for U.S. Appl. No. 10/883,213, mailing date Jun. 12, 2006, Schmit, Herman, et al.
Non-Final Office Action for U.S. Appl. No. 10/883,213, mailing date Oct. 17, 2005, Schmit, Herman, et al.
Advisory Action for U.S. Appl. No. 11/535,053, mailing date Nov. 28, 2007, Schmit, Herman, et al.
Final Office Action for U.S. Appl. No. 11/535,053, mailing date Sep. 6, 2007, Schmit, Herman, et al.
Non-Final Office Action for U.S. Appl. No. 11/535,053, mailing date Jan. 29, 2007, Schmit, Herman, et al.
Supplemental Notice of Allowability for U.S. Appl. No. 10/882,713, mailing date Feb. 21, 2007, Rohe, Andre, et al.
Notice of Allowance for U.S. Appl. No. 10/882,713, mailing date Nov. 9, 2006, Rohe, Andre, et al.
Final Office Action for U.S. Appl. No. 10/882,713, mailing date Jul. 21, 2006, Rohe, Andre, et al.
Non-Final Office Action for U.S. Appl. No. 10/882,713, mailing date Nov. 29, 2005, Rohe, Andre, et al.
Notice of Allowance for U.S. Appl. No. 11/675,620, mailing date Jun. 18, 2008, Rohe, Andre, et al.
Notice of Allowance for U.S. Appl. No. 11/675,620, mailing date Feb. 12, 2008, Rohe, Andre, et al.
Notice of Allowance for U.S. Appl. No. 10/882,945, mailing date Aug. 3, 2007, Rohe, Andre, et al.
Final Office Action for U.S. Appl. No. 10/882,945, mailing date Mar. 15, 2007, Rohe, Andre, et al.
Non-Final Office Action for U.S. Appl. No. 10/882,945, mailing date Sep. 7, 2006, Rohe, Andre, et al.
Final Office Action for U.S. Appl. No. 10/882,945, mailing date Mar. 16, 2006, Rohe, Andre, et al.
Non-Final Office Action for U.S. Appl. No. 10/882,945, mailing date Oct. 19, 2005, Rohe, Andre, et al.
Notice of Allowance for U.S. Appl. No. 10/882,848, mailing date Jul. 19, 2006, Rohe, Andre, et al.
Notice of Allowance for U.S. Appl. No. 10/882,848, mailing date Mar. 27, 2006, Rohe, Andre, et al.
Non-Final Office Action for U.S. Appl. No. 10/882,848, mailing date Oct. 20, 2005, Rohe, Andre, et al.
Non-Final Office Action for U.S. Appl. No. 11/558,870, mailing date Jun. 26, 2008, Rohe, Andre, et al.
Advisory Action for U.S. Appl. No. 11/558,870, mailing date May 29, 2008, Rohe, Andre, et al.
Final Office Action for U.S. Appl. No. 11/558,870, mailing date Feb. 6, 2008, Rohe, Andre, et al.
Non-Final Office Action for U.S. Appl. No. 11/558,870, mailing date May 16, 2007, Rohe, Andre, et al.
“Design for Low Power in Actel Antifuse FPGAs”, Actel Application Note, 2000 Actel Corporation, Sep. 2000, pp. 1-8.
Patel, C., et al., “An Architectural Explorat

Affiliated with

Also associated with

Rating

Via programmable gate array with offset bit lines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Via programmable gate array with offset bit lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Via programmable gate array with offset bit lines will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4149302