Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
2000-12-29
2004-12-21
Chambliss, Alonzo (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
C257S774000, C257S786000, C361S767000
Reexamination Certificate
active
06833615
ABSTRACT:
TECHNICAL FIELD
The subject matter relates generally to electronics packaging. More particularly, the subject matter relates to apparatus and methods for coupling the electrical contacts of an integrated circuit to bonding pads having vias.
BACKGROUND INFORMATION
Integrated circuits (ICs) are typically assembled into packages that are physically and electrically coupled to a substrate such as a printed circuit board (PCB) to form an “electronic assembly”. The “electronic assembly” can be part of an “electronic system”. An “electronic system” is broadly defined herein as any product comprising an “electronic assembly”. Examples of electronic systems include computers (e.g., desktop, laptop, hand-held, server, Web appliances, etc.), wireless communications devices (e.g., cellular phones, cordless phones, pagers, etc.), computer-related peripherals (e.g., printers, scanners, monitors, etc.), entertainment devices (e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, etc.), and the like.
In the field of electronic systems there is an incessant competitive pressure among manufacturers to drive the performance of their equipment up while driving down production costs. This is particularly true regarding the packaging of ICs on substrates, where each new generation of board-level packaging must provide increased performance while generally being smaller or more compact in size.
A substrate typically includes a number of insulation and metal layers selectively patterned to provide metal interconnect lines (referred to herein as “traces”), and a plurality of electronic components mounted on one or more surfaces of the substrate and functionally interconnected through the traces. The routing traces typically carry signals that are transmitted among the electronic components, such as ICs, of the system. Some ICs have a relatively large number of input/output (I/O) pads. The large number of I/O pads requires a relatively large number of routing traces. Some PCBs require multiple layers of routing traces to accommodate all of the system interconnections.
Routing traces located within different layers are typically connected electrically by vias formed in the substrate. A via can be made by making a hole through some or all layers of a PCB and then coating or plating the interior hole surface with an electrically conductive material, such as copper or tungsten.
One of the conventional ways of mounting components on a substrate is called surface mount technology (SMT). SMT components have terminations or leads (generally referred to as “electrical contacts”) that are soldered directly to the surface of the substrate. SMT components are widely used because of their compact size and simplicity of mounting. One conventional type of SMT component utilizes a ball grid array (BGA) to connect to the substrate. A BGA component has a plurality of solder balls on one surface, each of which represents an electrical contact. Each solder ball connects to a conductor within the component.
The electrical contacts of an SMT component, such as a BGA component, are coupled to corresponding metallized mounting or bonding pads (also referred to herein as “lands”) on the surface of the substrate, in order to establish a secure physical connection to the substrate as well as to establish an electrical connection between the SMT component and at least one trace connected to the lands. Ordinarily one land is dedicated to one SMT electrical contact.
In order to fabricate PCBs in which components, including IC packages, are mounted in higher densities, it is known to use a via-in-pad structure. In this structure, a via is formed in each mounting pad or land, thus conserving valuable “real estate” on the PCB that would otherwise be separately occupied by the vias and the lands. The resulting electronic system can be manufactured at a lower cost and in a more compact size, and it is therefore more commercially attractive.
Before the SMT component is mounted on a substrate, the substrate lands are selectively coated with solder paste. To mount an SMT component to a substrate, the component is carefully positioned or “registered” over the substrate so that its electrical contacts (e.g. solder balls) are aligned with the corresponding lands. Finally, the solder balls and lands are heated to a temperature that melts the solder balls and the solder paste, so that they physically merge and form proper electrical and physical connections.
Before the substrate lands are coated with solder paste, a layer of solder mask or solder resist material is first applied to the substrate everywhere except the lands. For via-in-pad structures, via capping material is typically applied to the under surface of the substrate to plug the lower openings of the vias. Then, solder paste is applied to the lands on the substrate's upper surface.
The solder mask, the via cap, and the solder paste can comprise one or more volatile materials. Such materials can include volatile organic compounds (VOCs). One example of such a VOC is polyglycol, which is commonly used in PCB fabrication. Polyglycol has a boiling point of approximately 170 degrees Centigrade compared to the liquidus temperature of approximately 183 degrees Centigrade for solder paste.
For a PCB containing via-in-pads, problems can arise when the solder balls and lands are heated, because uncured or excessive VOC that resides in liquid form within the vias can expand or “outgas” upwards into the overlying solder balls. This can cause the solder balls to expand to the point where adjacent solder balls can be left touching, creating short circuits. This phenomenon is referred to as “BGA bridging”. In addition, the forceful outgassing of VOCs can leave voids where the solder balls are supposed to make contact with the vias, creating significantly weakened connections or open circuits.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a significant need in the art for apparatus and methods for coupling an integrated circuit to a substrate that offer relatively high density while providing a relatively high quality interconnection.
REFERENCES:
patent: 4024629 (1977-05-01), Lemonie et al.
patent: 5315485 (1994-05-01), Magill et al.
patent: 5425816 (1995-06-01), Cavicchi et al.
patent: 5464682 (1995-11-01), Perfecto et al.
patent: 5489750 (1996-02-01), Sakemi et al.
patent: 5535101 (1996-07-01), Miles et al.
patent: 5591941 (1997-01-01), Acocella et al.
patent: 5706178 (1998-01-01), Barrow
patent: 5784262 (1998-07-01), Sherman
patent: 5796589 (1998-08-01), Barrow
patent: 5815374 (1998-09-01), Howell
patent: 5875102 (1999-02-01), Barrow
patent: 5936309 (1999-08-01), Kim
patent: 5936848 (1999-08-01), Mehr et al.
patent: 6414248 (2002-07-01), Sundstrom
patent: 6429389 (2002-08-01), Chung et al.
patent: 6622905 (2003-09-01), Shier et al.
patent: 08083975 (1996-03-01), None
patent: 08-083975 (1996-03-01), None
patent: 08-288658 (1996-11-01), None
patent: 08288658 (1996-11-01), None
patent: WO-00/22894 (2000-04-01), None
Geng Phil
Joy Stephen C.
Chambliss Alonzo
Intel Corporation
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Via-in-pad with off-center geometry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Via-in-pad with off-center geometry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Via-in-pad with off-center geometry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3328264