Very large scale integrated planar read only memory

Details Very large scale integrated planar read only memory Very large scale integrated planar read only memory

1993-02-11

1995-10-17

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Differential sensing

365203, 365210, 36518907, 365 94, G11C 706

Patent

active

054596939

ABSTRACT:
In a read-only memory core improved generation of a trigger signal, TRIG, is achieved through the use of a pair of cascaded CMOS differential amplifiers which are directly interconnected and directly coupled to a CMOS inverter from which the trigger signal, TRIG, is derived. The cascaded differential amplifiers have trigger points set by varying the channel widths of the input FETs to the CMOS differential amplifiers, or by adjusting the gains of the CMOS differential amplifiers to match the trigger point of the CMOS inverter coupled to its output. The trigger circuit is powered down to zero power dissipation whenever it is inactive.

REFERENCES:
patent: 4982364 (1991-01-01), Iwahashi
patent: 5226014 (1993-07-01), McManus

Affiliated with

Also associated with

Rating

Very large scale integrated planar read only memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Very large scale integrated planar read only memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Very large scale integrated planar read only memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-603186