Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1995-06-02
1996-05-28
Westin, Edward P.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 39, 326 38, H03K 19082, H03K 19173
Patent
active
055215297
ABSTRACT:
A very high-density complex programmable logic device (CPLD) has a plurality of hierarchical signal paths. The lowest level of the hierarchy is independent from all higher levels. Similarly, an intermediate level is independent from all higher levels and utilizes only resources of the CPLD associated with the lowest and intermediate hierarchical levels. The first hierarchical level resources include a programmable logic block having a plurality of input lines and a plurality of output lines, and a programmable block switch matrix connected to the plurality of input lines of the programmable logic block. The second hierarchical level resources include a programmable segment switch matrix connected to a plurality of input lines of the programmable block switch matrix. The CPLD in addition includes a third hierarchical level circuit having third hierarchial level resources connected to the second hierarchical level resources where a third hierarchical level signal path utilizes the third, second, and first hierarchical level resources. The third hierarchical level resources include a programmable global switch matrix having global switch matrix lines programmably connected to and disconnected from lines of the programmable segment switch matrix.
REFERENCES:
patent: 4742252 (1988-05-01), Agrawal
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4771285 (1988-09-01), Agrawal et al.
patent: 4789951 (1988-12-01), Birkner et al.
patent: 4931671 (1990-06-01), Agrawal
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 5015884 (1991-05-01), Agrawal et al.
patent: 5130574 (1992-07-01), Shen et al.
patent: 5151623 (1992-09-01), Agrawal
patent: 5191243 (1993-03-01), Shen et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5220214 (1993-06-01), Pedersen
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5341044 (1994-08-01), Ahanin et al.
patent: 5371422 (1994-12-01), Patel et al.
patent: 5376844 (1994-12-01), Pedersen et al.
patent: 5394033 (1995-02-01), Tsui et al.
patent: 5426335 (1995-06-01), Agrawal et al.
Stan Kopec et al., "Obtaining 70 MHz Performance in the MAX Architecture", Electronic Engineering, vol. 63, No. 773, May 1991, pp. 69, 70, 72, 74.
Doug Conner, "PLD Architectures Require Scrutiny", EDN Electrical Design News, vol. 34, No. 20, Sep. 28, 1989, pp. 91, 93, 94, 96, 98, 100.
Steve Landry, "Application--Specific IC's Relying on RAM, Implement Almost any Logic Function", Electronic Design, vol. 33, No. 25, Oct. 1985, pp. 123-128, 130.
"pLSI 1032 programmable Large Scale Integration", Rev. A., Lattice Semiconductor Corp., Jan. 1992, pp. 2-1 through 2-29.
"EPM7032 EPLD, High-Performance 32-Macrocell Device", Data Sheet, Altera Corp., Ver. 1, Dec. 1991, pp. 1-15.
Om P. Agrawal, "AMD's Next Generation MACH.TM. 3xx/4xx Family Breaks New PLD Density/Speed Barrier", Conference Record, Wescon 92, Nov. 1992, pp. 100-106.
Raymond Leung et al., "A 7.5 ns 350 mW BiCMOS PAL.RTM.-type Device", Proceedings of the 1989 IEEE Custom Integrated Circuits Conference, May 1989, pp. 5.6.1-5.6.4.
Agrawal Om P.
Moyer Bryon I.
Schmitz Nicholas A.
Sharpe-Geisler Bradley A.
Advanced Micro Devices , Inc.
Roseen Richard
Westin Edward P.
LandOfFree
Very high-density complex programmable logic devices with a mult does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Very high-density complex programmable logic devices with a mult, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Very high-density complex programmable logic devices with a mult will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-789542