Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-07-26
1999-05-04
Lee, Thomas C.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
84602, 84604, 711129, 711132, G06F 1300
Patent
active
059013338
ABSTRACT:
A wavetable cache for an audio synthesizer which synthesizes music signals from voice data in a pooled memory uses a vertical architecture cache to communicate data from the memory to an audio signal processor. The vertical architecture cache includes a substantially limited number of queues, corresponding to only a fraction of the voices stored in the main memory and processed in the audio signal processor. A plurality of samples are transferred in a batch mode from the memory via a system bus to a queue. The samples are subsequently processed and accumulated for the entire plurality of samples by the audio signal processor. The limited number of queues are shared among the different voices in a round-robin fashion.
REFERENCES:
patent: 4503501 (1985-03-01), Coulson et al.
patent: 5111727 (1992-05-01), Rossum
patent: 5357623 (1994-10-01), Megory-Cohen
patent: 5376750 (1994-12-01), Takeda et al.
patent: 5442747 (1995-08-01), Chan et al.
patent: 5446237 (1995-08-01), Abe et al.
patent: 5537635 (1996-07-01), Douglas
patent: 5680573 (1997-10-01), Rubin et al.
Advanced Micro Devices , Inc.
Koestner Ken J.
Lee Thomas C.
Wang Albert
LandOfFree
Vertical wavetable cache architecture in which the number of que does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical wavetable cache architecture in which the number of que, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical wavetable cache architecture in which the number of que will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1877245