Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-04-12
2005-04-12
Wilczewski, Mary (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S329000, C438S212000, C438S268000
Reexamination Certificate
active
06878990
ABSTRACT:
The present invention discloses a vertical transistor wherein source/drain regions are formed by using a self-alignment method without using a latest photolithography, channels are formed via a selective epitaxial growth (hereinafter, referred to as ‘SEG’) method and gate oxide films are formed at the both ends of channels to be more efficient than devices having the same channel length, and a method of manufacturing thereof, the vertical transistor comprising: a source region formed on a semiconductor substrate; a drain region formed substantially above the source region; a vertical channel, one end of the channel being contact to the source region and the other end being contact to the drain region; and a gate electrode, formed on the substrate, surrounding the sides of the channel and the drain region, said gate electrode electrically isolated with the source region by a nitride pattern disposed therebetween, isolated with the drain region by a nitride spacer formed on the sidewalls of the drain region and isolated with channel by a gate oxide film covering the sidewalls of the channel and the exposed under surface of the drain region.
REFERENCES:
patent: 5324673 (1994-06-01), Fitch et al.
patent: 5340754 (1994-08-01), Witek et al.
patent: 6165823 (2000-12-01), Kim et al.
patent: 6300198 (2001-10-01), Aeugle et al.
patent: 6337247 (2002-01-01), Schulz et al.
patent: 6426259 (2002-07-01), Yu
patent: 6436770 (2002-08-01), Leung et al.
patent: 6440800 (2002-08-01), Lee et al.
patent: 6664143 (2003-12-01), Zhang
patent: 20020140032 (2002-10-01), Cho et al.
patent: 20030057477 (2003-03-01), Hergenrother et al.
Hynix / Semiconductor Inc.
Jacobson & Holman PLLC
Thomas Toniae M.
Wilczewski Mary
LandOfFree
Vertical transistor and method of manufacturing thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical transistor and method of manufacturing thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical transistor and method of manufacturing thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3426857