Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-08-16
2011-08-16
Such, Matthew W (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C257S768000, C257SE21593
Reexamination Certificate
active
07998858
ABSTRACT:
The present invention relates to a method for producing a vertical interconnect structure, a memory device and an associated production method, in which case, after the formation of a contact region in a carrier substrate a catalyst is produced on the contact region and a free-standing electrically conductive nanoelement is subsequently formed between the catalyst and the contact region and embedded in a dielectric layer.
REFERENCES:
patent: 7084507 (2006-08-01), Awano
patent: 7217650 (2007-05-01), Ng et al.
patent: 7256498 (2007-08-01), Huang et al.
patent: 2003/0189202 (2003-10-01), Li et al.
patent: 2005/0026411 (2005-02-01), Tanamoto et al.
patent: 2006/0273389 (2006-12-01), Cohen et al.
patent: 101 33 373 (2003-01-01), None
patent: 1 473 767 (2004-11-01), None
Wu et al.; Single-crystal metallic nanowires and metal/semiconductor nanowire heterostructures; Jul. 2004; Nature; vol. 430; pp. 61-64.
Peng et al (Dendrite-Assited Growth of Silicon nanowires in electroless metal deposition, Adv.Func.Mater.2003,13No. 2,Feburary).
Direct Diameter-Controlled Growth of Multiwall Carbon Nanotubes on Nickel-Silicide Layer, M. Nihei, A. Kawabata, Y. Awano, Jpn. J. Appl. Phys. vol. 42 (2003) pt. 2, No. 6B, pp. L721-L723.
Kohlenstoff-Nanoröhrchen für die Mikroelektronik?, W. Hönlein, F. Kreupl, Physik Journal 3 (2004), Nr. 10, pp. 39-44.
Gutsche Martin
Kreupl Franz
Seidl Harald
Infineon - Technologies AG
Naraghi Ali
Such Matthew W
LandOfFree
Vertical interconnect structure, memory device and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical interconnect structure, memory device and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical interconnect structure, memory device and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2667433