Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1995-05-24
1996-08-27
Fahmy, Wael M.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257334, 257382, H01L 2976, H01L 2994, H01L 31062
Patent
active
055503969
ABSTRACT:
A polycrystalline silicon film which is to be a channel is in a trench provided in a main surface of a silicon substrate. A gate insulating film is on the periphery of a polycrystalline silicon film. A gate electrode is on the periphery of the gate insulating film. A silicon oxide film is on the periphery of the gate electrode. A source/drain film is on the periphery of the silicon oxide film. A silicon oxide film is on the periphery of the source/drain film. A source/drain film is electrically connected to the polycrystalline silicon film. A source/drain film is electrically connected to the polycrystalline silicon film. Since the polycrystalline silicon film extends along the depth direction of trench, a channel length can be sufficient to prevent a short channel effect. Also, compared to the case in which an epitaxial layer is used as a channel, since the polycrystalline silicon film is used as a channel, the time required for manufacturing the device can be shortened.
REFERENCES:
patent: 4131907 (1978-12-01), Ouyang
patent: 4322453 (1982-03-01), Miller
patent: 4686552 (1987-08-01), Teng et al.
patent: 4835584 (1989-05-01), Lancaster
patent: 4890144 (1989-12-01), Teng et al.
patent: 4951102 (1990-08-01), Beitman et al.
patent: 4996574 (1991-02-01), Shirasaki
patent: 5225701 (1993-07-01), Shimizu et al.
Walsh; "Choosing and Using CMOS"; 1986; pp. 112-115, McGraw-Hill, N.Y.
R. Eklung et al., "A 0.5.mu.mBiCMOS Technology for Logic and 4Mbit-class SRAM's", Semiconductor Process and Design Center, 16.4.1-16.4.4, IEDM 89-425-IEDM 89-428, CH2637-7/89/0000-0425, 1989 IEEE.
"An 8nm-thick Polysilicon MOS Transistor and Its Thin Film Effects", by T. Hashimoto et al., Extended Abstracts of the 21st Conference on Solid State Devices and Materials, Tokyo, 1989, pp. 97-100.
"A 25 .mu.m.sup.2 New Poly-Si PMOS Load (PPL) SRAM Cell Having Excellent Soft Error Immunity", by T. Yamanaka et al., 1988 IEEE, pp. 48-51.
"A 0.5 .mu.m BiCMOS Technology for Logic and 4Mbiy-class SRAM's", by R. Eklund et al., 1989 IEEE, pp. 425-428.
Fahmy Wael M.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Vertical field effect transistor with a trench structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical field effect transistor with a trench structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical field effect transistor with a trench structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1057852