Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2011-08-02
2011-08-02
Brewster, William M. (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
C257S664000
Reexamination Certificate
active
07989915
ABSTRACT:
A vertical electrical device includes a region in a substrate extending from a surface of the substrate, the region having an inner wall and an outer wall circumscribing the inner wall. An inner electrically conductive layer is disposed on the inner wall and an outer electrically conductive layer is disposed on the outer wall, with an electrically insulative material disposed between the inner and outer layers. An electrical conductor in the substrate is bounded by the inner electrically conductive layer.
REFERENCES:
patent: 3885129 (1975-05-01), Fabricius
patent: 4855017 (1989-08-01), Douglas
patent: 4961821 (1990-10-01), Drake et al.
patent: 5421083 (1995-06-01), Suppelsa et al.
patent: 5501893 (1996-03-01), Laermer et al.
patent: 6278181 (2001-08-01), Maley
patent: 6458615 (2002-10-01), Fedder et al.
patent: 6565730 (2003-05-01), Chakravorty et al.
patent: 6605551 (2003-08-01), Wermer et al.
patent: 6716737 (2004-04-01), Plas et al.
patent: 6717071 (2004-04-01), Chang et al.
patent: 6852627 (2005-02-01), Sinha et al.
patent: 6960479 (2005-11-01), Li et al.
patent: 6960495 (2005-11-01), Vyvoda et al.
patent: 6963483 (2005-11-01), Chakravorty et al.
patent: 6968110 (2005-11-01), Patel et al.
patent: 6984561 (2006-01-01), Herner et al.
patent: 6995072 (2006-02-01), Walker et al.
patent: 2002/0134581 (2002-09-01), Figueroa et al.
patent: 2003/0003724 (2003-01-01), Uchiyama et al.
patent: 2003/0104649 (2003-06-01), Ozgur et al.
patent: 2003/0168342 (2003-09-01), Chakravorty et al.
patent: 2004/0069529 (2004-04-01), Oggioni et al.
patent: 2004/0119166 (2004-06-01), Sunohara
patent: 2004/0166688 (2004-08-01), Xie et al.
patent: 2005/0093048 (2005-05-01), Griffiths
patent: 2005/0093049 (2005-05-01), Kundalgurki et al.
patent: 2005/0099762 (2005-05-01), Wermer et al.
patent: 2005/0287760 (2005-12-01), Yan et al.
patent: 2006/0003566 (2006-01-01), Emesh
patent: 2006/0091503 (2006-05-01), Wu et al.
patent: 2006/0278331 (2006-12-01), Dugas et al.
patent: 096723 (1999-06-01), None
patent: 0926723 (1999-06-01), None
patent: WO 8302368 (1983-07-01), None
patent: WO 9908318 (1999-02-01), None
Semiconductor Equipment Assessment. Results Bulletin. Microsystems Production Evaluated STS Aspect Silicon Etch Cluster Tool. available online at: http://www.sea.rl.ac.uk/NewSEA
ewpubs/microspect/microspect—results.pdf.
Semiconductor Equipment Assessment, Results Bulletin, Microsystems Production Evaluated STS Aspect Silicon Etch Cluster Tool, available online at: http://www.sea.rl.ac.uk/NewSEA
ewpubs/microspect/microspect—results.pdf.
Eisenbraun, et al., 3D Integration—The Packaging Technology for Tomorrow'S Performance Needs, Chip 9, Unaxis Semiconductors, (Sep. 2003), pp. 14-17.
Liu, C., Progress in MEMS and Micro Systems Research,IMAPS/ACerS 1stInternational Conference and Exhibition on Ceramic Interconnect and Ceramic Microsystems Technologies (CICMT), Baltimore Marriott Waterfront Hotel, Baltimore MD, (Apr. 10-13, 2005).
Pham, N. et al., IC-Compatible Two-Level Bulk Micromachining Process Module for RF Silicon Technology, IEEE Transactions on Electron Devices, vol. 48, No. 8, (Aug. 2001), pp. 1756-1764.
Garrou, Phillip, Future ICs Go Vertical, Research & Development Institute, Feb. 1, 2005, pp. 1-8.
George, S. M. et al., Surface Chemistry for Atomic Layer Growth, J. Phys. Chem., vol. 100, No. 31, 1996, pp. 13121-13131.
Notice of Allowance, U.S. Appl. No. 11/167,014 mailed Jan. 28, 2009.
Non-Final Rejection, U.S. Appl. No. 11/167,014, mailed Aug. 1, 2008.
Final Rejection, U.S. Appl. No. 11/167,014 mailed Mar. 17, 2008.
Non-Final Rejection, U.S. Appl. No. 11/167,014 mailed Aug. 27, 2007.
DeNatale Jeffrey F.
Lauxtermann Stefan C.
Pettersson Per-Olov
Brewster William M.
Koppel, Patrick, Heybl & Philpott
Teledyne Licensing LLC
LandOfFree
Vertical electrical device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical electrical device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical electrical device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2748231