Vertical carbon nanotube-field effect transistor and method...

Details Vertical carbon nanotube-field effect transistor and method... Vertical carbon nanotube-field effect transistor and method...

2006-11-07

2006-11-07

Crane, Sara (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S289000, C438S156000

Reexamination Certificate

active

07132714

ABSTRACT:
Provided are a vertical carbon nanotube field effect transistor (CNTFET) and a method of manufacturing the same. The method includes: forming a first electrode on a substrate; forming a stack of multiple layers (“multi-layer stack”) on the first electrode, the multiple layers including first and second buried layers and a sacrificial layer interposed between the first and second buried layers; forming a vertical well into the multi-layer stack; growing a CNT within the well; forming a second electrode connected to the CNT on the multi-layer stack into which the well has been formed; forming a protective layer on the second electrode; removing the sacrificial layer and exposing the CNT between the first and second buried layers; forming a gate insulating layer on the exposed surface of the CNT; and forming a gate enclosing the CNT on the gate insulating layer. The CNTFET and manufacturing method maximize the effect of electric field produced by the gate due to the channel completely enclosed by the gate while improving a ratio Ion/Ioff of on-current to off-current by fully depleting a depletion layer formed in the channel.

REFERENCES:
patent: 6515325 (2003-02-01), Farnworth et al.
patent: 6566704 (2003-05-01), Choi et al.
patent: 6740910 (2004-05-01), Roesner et al.
patent: 6930343 (2005-08-01), Choi et al.
Sander J. Tans et al., “Room-temperature transistor based on a single carbon nanotube”, NATURE © Macmillan Publishers Ltd., vol. 393, May 7, 1998, pp. 49-52.
K. Rim et al., “Mobility Enhancement in Strained Si NMOSFETs with HfO2with HfO2Gate Dielectrics”, IEEE 2002 Symposium On VLSI Technology Digest of Technical Papers, pp. 12-13.
Sang Hyun Oh et al., 50 nm Vertical Replacement-Gate (VRG) pMOSFETs, IEEE, IEDM 00-65, pp. 3.6.1-3.6.4.
Digh Hisamoto et al., “FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm”, IEEE Transactions on Electron Devices, vol. 47, No. 12, Dec. 2000, pp. 2320-2325.
Samuel K.H. Fung et al., “Gate length scaling accelerated to 30nm regime using ultra-thin film PD-SOI Technology”, IEEE 2001, IEDM 01-629, pp. 29.3.1-29.3.4.
Georg S. Duesberg et al., “Growth of Isolated Carbon Nanotubes with Lithographically Defined Diameter and Location”, 2003 American Chemical Society, Published on Web Jan. 25, 2003, Nano Letters 2003, vol. 3, No. 2, pp. 257-259.
Jack P. Denton et al., “Fully Depleted Dual-Gated Thin-Film SOI P-MOSFET's Fabricated in SOI Islands with an Isolated Buried Polysilicon Backgate”, IEEE Electron Device Letters, vol. 17, No. 11, Nov. 1996, pp. 509-511.
Dr. W.B. Choi et al., “Selective Growth of Carbon Nanotubes on Pre-patterned Porous Anodic Aluminum Oxide”, Advanced Materials, 14, No. 4, Feb. 19, 2002, pp. 277-279.
Yuegang Zhang et al., “Electric-field-directed growth of aligned single-walled carbon nanotubes”, Applied Physics Letters, vol. 79, No. 19, Nov. 5, 2001, pp. 3155-3157.

Affiliated with

Also associated with

Rating

Vertical carbon nanotube-field effect transistor and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vertical carbon nanotube-field effect transistor and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical carbon nanotube-field effect transistor and method... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3657672