Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-07-26
2005-07-26
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06922822
ABSTRACT:
Techniques are disclosed for verifying the proximity of ground vias to signal vias in an integrated circuit package design. A package designer creates the package design using a package design tool. A proximity verifier verifies that there is a ground via within a predetermined threshold distance of each specified signal via in the package design. The proximity verifier may notify the package designer of any signal vias which are not sufficiently close to ground vias, such as by providing visual indications of such signal vias in a graphical representation of the package design displayed on a display monitor. In response, the package designer may modify the package model to ensure that all signal vias are sufficiently close to ground vias. The proximity verifier may be implemented as a design rule which may be executed automatically and in real-time by the package design tool.
REFERENCES:
patent: 5315535 (1994-05-01), Kikuchi et al.
patent: 5383132 (1995-01-01), Shinohara et al.
patent: 5481695 (1996-01-01), Purks
patent: 5510998 (1996-04-01), Woodruff et al.
patent: 5559718 (1996-09-01), Baisuck et al.
patent: 5568395 (1996-10-01), Huang
patent: 5590049 (1996-12-01), Arora
patent: 5663891 (1997-09-01), Bamji et al.
patent: 5729466 (1998-03-01), Bamji
patent: 5831867 (1998-11-01), Aji et al.
patent: 5896300 (1999-04-01), Raghavan et al.
patent: 5953518 (1999-09-01), Sugasawara et al.
patent: 6101621 (2000-08-01), Kondo
patent: 6182258 (2001-01-01), Hollander
patent: 6282693 (2001-08-01), Naylor et al.
patent: 6289489 (2001-09-01), Bold et al.
patent: 6301693 (2001-10-01), Naylor et al.
patent: 6311318 (2001-10-01), Souef et al.
patent: 6324675 (2001-11-01), Dutta et al.
patent: 6336206 (2002-01-01), Lockyear
patent: 6363520 (2002-03-01), Boubezari et al.
patent: 6381730 (2002-04-01), Chang et al.
patent: 6499129 (2002-12-01), Srinivasan et al.
patent: 6536023 (2003-03-01), Mohan et al.
patent: 6574785 (2003-06-01), Hasegawa
patent: 6581196 (2003-06-01), Eisenberg et al.
patent: 6643831 (2003-11-01), Chang et al.
patent: 6711730 (2004-03-01), Frank et al.
patent: 2001/0010090 (2001-07-01), Boyle et al.
patent: 2001/0011903 (2001-08-01), O'Neill et al.
patent: 2001/0016933 (2001-08-01), Chang et al.
patent: 2001/0052107 (2001-12-01), Anderson et al.
patent: 2002/0004931 (2002-01-01), Stralen
patent: 2002/0104063 (2002-08-01), Chang et al.
patent: 2003/0070149 (2003-04-01), Mizumasa
“Alternate Verilog FAQ,” Version 9.13, http://www.angelfire.com/in/verilogfaq/index.html (Jun. 2001).
“Advanced Package Designer,” Cadence Design Systems, Inc. (2000).
“Advanced Package Engineer,” Cadence Design Systems, Inc. (2000).
“What's New in IC Packaging,” Cadence Design Systems, Inc. (2000).
“Allegro Designer/Allegro Expert,” Cadence Design Systems, Inc. (2001).
“Pacific Numerix Joint Solution With Cadence,” Cadence Design Systems, Inc. (1998).
“BSDArchitect New Edition”, Mentor Graphics Corporation (2000).
“FastScan V8.9_5 Enhancement Value”, Mentor Graphics Corporation (2001).
“FastScan ATPG Tool Suite”, Mentor Graphics Corporation (2001).
“FlexTest”, Mentor Graphics Corporation (1999).
“TetraMAX ATPG Automatic Test Pattern Generation,” Synopsys, Inc. (2001).
“TetraMAX ATPG High-Performance Automatic Test Pattern Generator Methodology Backgrounder,” Synopsys, Inc. (1999).
Frank Mark D.
Moldauer Peter Shaw
Nelson Jerimy
LandOfFree
Verifying proximity of ground vias to signal vias in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Verifying proximity of ground vias to signal vias in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verifying proximity of ground vias to signal vias in an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3381186