Verification of memory consistency and transactional memory

Details Verification of memory consistency and transactional memory Verification of memory consistency and transactional memory

2007-05-18

2010-10-12

Chung, Phung M (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

C714S038110, C711S154000, C711S141000

Reexamination Certificate

active

07814378

ABSTRACT:
A system for efficiently verifying compliance with a memory consistency model includes a test module and an analysis module. The test module may coordinate an execution of a multithreaded test program on a test platform. If the test platform provides an indication of the order in which writes from multiple processing elements are performed at shared memory locations, the analysis module may use a first set of rules to verify that the results of the execution correspond to a valid ordering of events according to a memory consistency model. If the test platform does not provide an indication of write ordering, the analysis module may use a second set of rules to verify compliance with the memory consistency model. Further, a backtracking search may be performed to find a valid ordering if such ordering exists or show that none exists and, hence, confirm whether or not the results comply with the given memory consistency model.

REFERENCES:
patent: 5692153 (1997-11-01), Malik et al.
patent: 6892286 (2005-05-01), Hangal et al.
patent: 7024600 (2006-04-01), Manley et al.
patent: 7305649 (2007-12-01), Bellas et al.
patent: 7398515 (2008-07-01), Atoji et al.
patent: 2003/0237032 (2003-12-01), Adler et al.
patent: 2004/0064656 (2004-04-01), Hangal et al.
“The Complexity Of Sequential Consistency”, P.B. Gibbons and E. Korach, Proc. 4th IEEE Symposium on Parallel and Distributed Processing, 1992, pp. 317-325.
“TSOtool: A Program for Verifying Memory Systems Using the Memory Consistency Model”, S. Hangal, D. Vahia, C, Manovit, J. Lu, and S. Narayanan, 31st Annual Internal Symposium on Computer Architecture (ISCA) 2004.
“Verifying Sequential Consistency Using Vector Clocks”, Harold W. Cain and Mikko H. Lipasti, Proc. 14th Symposium on Parallel Algorithms and Architectures (SPAA) Revue, Aug. 2002.
“On testing Cache-Coherent Shared Memories”, P.B. Gibbons and E. Korach, SPAA 1994, pp. 177-188.
“The Complexity Of Verifying Memory Coherence”, J.F.Cantin, M.H.Lipasti and J.E.Smith, SPAA 2003, pp. 254-255.
“Verification Methods For Weaker Shared Memory Consistency Models”, Proceedings of the 15th IPDPS 2000 Workshops on Parallel and Distributed Processing.
“An Executable Specification, Analyzer and Verifier for RMO (Relaxed Memory Order”, S. Park, D.L. Dill, SPAA 1995, pp. 34-41.
“The SPARC Architecture Manual, Version 9”, SPARC International, Inc., David Weaver and Tom Germond (Editors), 1994, pp. 119-132.
U.S. Appl. No. 11/137,755 filed May 25, 2005; Entitled “System and Method for Efficient Verification of Memory Consistency Model Compliance”—Manovit, et al.

Affiliated with

Also associated with

Rating

Verification of memory consistency and transactional memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Verification of memory consistency and transactional memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verification of memory consistency and transactional memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4239504