Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1999-06-14
2002-04-23
Niebling, John F. (Department: 2812)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
06378112
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to verification and equivalence checking for design blocks, such as design blocks for semiconductor devices, including microprocessors and related elements.
BACKGROUND OF THE INVENTION
For designs of semiconductor devices, such as microprocessors, conventional methods of performing design simulation and verification are to model the design with a high level view, such as a RTL description and a separate low level view, such as a transistor schematic or net list. The high level view has the advantage of fast simulation and functional verification. However, simulation of the high level model does not guarantee correctness of a physical semiconductor device made in accordance with the corresponding transistor schematic. To provide improved quality testing, the transistor schematic view has been simulated. However, due to the very large number of transistor elements in commercial designs, full chip simulation is not economically practical. Even simulation of transistor schematic designs for a portion of the chip, full error detection coverage using conventional simulation is not available.
Another approach for verification of designs for certain classes of circuits, typically static combinational circuits, is known as formal equivalence checking. This approach uses mathematical models of stable outputs of networks of combinational logic. While this approach is useful for certain types of circuits, the technique is generally not applicable for circuits that have self-timing elements, such as memory arrays. Since memory arrays are often a significant portion of a design for a semiconductor device, it would be desirable to perform formal equivalence checking on memory arrays. The conventional methods do not address transient outputs within clock phases that are necessary for self timed circuits.
Accordingly, there is a need for an improved method and system to verify design blocks with multiple views.
REFERENCES:
patent: 5493508 (1996-02-01), Dangelo
patent: 6061293 (2000-05-01), Miller
patent: 6163876 (2000-12-01), Ashar
Velev, M.N. et al., “Incorporating timing constraints in the efficient memory for symbolic ternary simulation”. Oct. 5, 1998. IEEE pp. 400-406.*
Vakilotojar, V. et al., “RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking”. Jan. 28, 1997. IEEE pp. 181-188.*
Hu, A.J., “Formal Hardware verification with BDDs: an introduction”. Aug. 20, 1997. IEEE. pp. 677-682.
Abadir Magdy S.
Krishamurthy Narayanan
Martin Andrew K.
Wang Li-Chung
King Robert L.
Motorola Inc.
Niebling John F.
Whitmore Stacy A
LandOfFree
Verification of design blocks and method of equivalence... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Verification of design blocks and method of equivalence..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verification of design blocks and method of equivalence... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2827131