Vector/scalar processor with simultaneous processing and instruc

Details Vector/scalar processor with simultaneous processing and instruc Vector/scalar processor with simultaneous processing and instruc

1995-06-07

1997-08-19

Eng, David Y.

G06F 1300

Patent

active

056597061

ABSTRACT:
The present invention is an improved high performance scalar/vector processor. In the preferred embodiment, the scalar/vector processor is used in a multiprocessor system. The scalar/vector processor is comprised of a scalar processor for operating on scalar and logical instructions, including a plurality of independent functional units operably connected to the scalar processor, a vector processor for operating on vector instructions, including a plurality of independent functional units operably connected to the vector processor, and an instruction control mechanism for fetching both the scalar and vector instructions from an instruction cache and controlling the operation of those instructions in both the scalar and vector processor. The instruction control mechanism is designed to enhance the performance of the scalar/vector processor by keeping a multiplicity of pipelines substantially filled with a minimum number of gaps.

REFERENCES:
patent: 3811040 (1974-05-01), Weinfurt et al.
patent: 3916388 (1975-10-01), Shimp et al.
patent: 3979729 (1976-09-01), Eaton et al.
patent: 3991404 (1976-11-01), Brioschi et al.
patent: 4003033 (1977-01-01), O'Keefe et al.
patent: 4042972 (1977-08-01), Gruner et al.
patent: 4075704 (1978-02-01), O'Leary
patent: 4099229 (1978-07-01), Kancler
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4161778 (1979-07-01), Getson et al.
patent: 4179737 (1979-12-01), Kim
patent: 4219874 (1980-08-01), Gusev et al.
patent: 4236206 (1980-11-01), Strecker et al.
patent: 4241397 (1980-12-01), Strecker et al.
patent: 4354232 (1982-10-01), Ryan
patent: 4435756 (1984-03-01), Potash
patent: 4502110 (1985-02-01), Saito
patent: 4502111 (1985-02-01), Riffe et al.
patent: 4580214 (1986-04-01), Kubo et al.
patent: 4710872 (1987-12-01), Scarborough
patent: 4760525 (1988-07-01), Webb
patent: 4785400 (1988-11-01), Kojima et al.
patent: 4821181 (1989-04-01), Iwasawa et al.
patent: 4833606 (1989-05-01), Iwasawa et al.
patent: 4888679 (1989-12-01), Fossum et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 4961137 (1990-10-01), Augusteijn et al.
patent: 4979096 (1990-12-01), Ueda et al.
patent: 5008812 (1991-04-01), Bhandarkar et al.
patent: 5010477 (1991-04-01), Omoda
patent: 5043867 (1991-08-01), Bhandarkar et al.
patent: 5063497 (1991-11-01), Cutler et al.
patent: 5073970 (1991-12-01), Aoyama et al.
patent: 5113521 (1992-05-01), McKeen et al.
patent: 5123095 (1992-06-01), Papadopoulos et al.
patent: 5127093 (1992-06-01), Moore, Jr.
patent: 5168573 (1992-12-01), Fossoum et al.
patent: 5175862 (1992-12-01), Phelps et al.
patent: 5184307 (1993-02-01), Hull et al.
patent: 5193187 (1993-03-01), Strout, II et al.
patent: 5197130 (1993-03-01), Chen et al.
patent: 5208914 (1993-05-01), Wilson et al.
patent: 5349692 (1994-09-01), Nishi
"Dynamic Instruction Scheduling and the Astronautics ZS-1," James E. Smith, Astronautics Corporation of America, Jul., 1989, pp. 21-35.

Affiliated with

Also associated with

Rating

Vector/scalar processor with simultaneous processing and instruc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vector/scalar processor with simultaneous processing and instruc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vector/scalar processor with simultaneous processing and instruc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1112042