Vector logic method and dynamic mousetrap logic gate for a self-

Details Vector logic method and dynamic mousetrap logic gate for a self- Vector logic method and dynamic mousetrap logic gate for a self-

1993-02-03

1995-02-14

Hudspeth, David R.

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

Field-effect transistor

326119, 326 21, H03K 19094

Patent

active

053898354

ABSTRACT:
A dynamic mousetrap logic gate implements a self-timed monotonic logic progression via a novel vector logic method. In the vector logic method, a vector logic variable is defined by a plurality of vector components situated on respective logic paths. Boolean as well as non-Boolean variables can be represented. Further, timing information is encoded in the vector logic variable itself by defining the vector logic variable as invalid when all the vector components currently exhibit a logic low and by defining the vector logic variable as valid when a subset of the vector components exhibits a logic high. With a plurality of valid vector logic states, subsets defining valid vector logic states are nonoverlapping. The mousetrap logic gate comprises a plurality of gate components in parallel, corresponding with each output vector component. Each gate component has an arming mechanism, a ladder logic, and an inverting buffer mechanism. The ladder logic performs logic functions on one or more input vectors and provides the result to the inverting buffer mechanism. The arming mechanism periodically precharges the inverting buffer input to drive the gate component output to a logic low until the inverting buffer mechanism is triggered by the ladder logic.

REFERENCES:
patent: 4352031 (1982-09-01), Holbrook et al.
patent: 4468575 (1984-08-01), Mathes
patent: 4560032 (1986-02-01), Lee
patent: 4570084 (1986-02-01), Griffin et al.
patent: 4682055 (1987-07-01), Upadhyayula
patent: 4692637 (1987-09-01), Shoji
patent: 4700086 (1987-10-01), Ling et al.
patent: 4730266 (1988-03-01), van Meerbergen et al.
patent: 4792893 (1988-12-01), Nakagawa et al.
patent: 4827160 (1989-05-01), Okano
patent: 4841174 (1989-06-01), Chung
patent: 4899066 (1990-02-01), Awikawa et al.
patent: 4983860 (1991-01-01), Yim et al.
patent: 5015822 (1991-05-01), Houston et al.
patent: 5208490 (1993-05-01), Yetter
"Principles of CMOS VLSI Design a Systems Perspective," Weste et al. Jun. 1988, pp.168-171.
Introduction of VLSI Systems, Mead et al. Addison Wesley 1980, pp. 242-261.

Affiliated with

Also associated with

Rating

Vector logic method and dynamic mousetrap logic gate for a self- does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vector logic method and dynamic mousetrap logic gate for a self-, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vector logic method and dynamic mousetrap logic gate for a self- will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-289836