Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-03-11
2008-03-11
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C703S014000
Reexamination Certificate
active
07343572
ABSTRACT:
A first block, a second block, a shared memory, and a third block are generated in a circuit design in response to user input control. The first block is coupled to the second block, the second block is coupled to the shared memory, and the shared memory is coupled to the third block in response to user input control. During one cycle of a simulation, the second block, in response to the first block, accesses a set of scalar values in the shared memory using scalar accesses. During one cycle of the simulation, the set of scalar values is transferred between the second block and the first block. During the simulation, the shared memory is accessed by the third block using scalar accesses.
REFERENCES:
patent: 3601809 (1971-08-01), Gray et al.
patent: 5019968 (1991-05-01), Wang et al.
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5768567 (1998-06-01), Klein et al.
patent: 5771370 (1998-06-01), Klein
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 6026421 (2000-02-01), Sabin et al.
patent: 6212489 (2001-04-01), Klein et al.
patent: 6389383 (2002-05-01), Sarathy et al.
patent: 6473841 (2002-10-01), Ueda et al.
patent: 6651225 (2003-11-01), Lin et al.
patent: 6701501 (2004-03-01), Waters et al.
patent: 6754763 (2004-06-01), Lin
patent: 6883147 (2005-04-01), Ballagh et al.
patent: 7007261 (2006-02-01), Ballagh et al.
patent: 7124376 (2006-10-01), Zaidi et al.
patent: 7184946 (2007-02-01), Ballagh et al.
patent: 7203632 (2007-04-01), Milne et al.
patent: 2002/0120909 (2002-08-01), Brouhard et al.
patent: 2003/0144828 (2003-07-01), Lin
patent: 2005/0165597 (2005-07-01), Nightingale
patent: 2006/0174221 (2006-08-01), Kinsella et al.
U.S. Appl. No. 10/949,049, filed Sep. 24, 2004, Milne et al.
U.S. Appl. No. 11/075,340, filed Mar. 8, 2005, Ballagh et al.
Xilinx, Inc.; U.S. Appl. No. 11/095,282 by Milne et al.; filed on Mar. 31, 2005 by Xilinx. Inc.
FIFO Queing Discipline; [Verified by Wayback Machine, 2003]; pp. 1-3.
Miller, Lt. Rick; “C++ Arrays-Part 1”; [Verified by Wayback Machine, Apr. 2001]; pp. 1-4.
Huff, Reggie; “RAM is Not an Acronym”; [Verified by Wayback Machine, Jan. 2002]; pp. 1-5.
Ballagh Jonathan B.
Milne Roger B.
Shirazi Nabeel
Stone Joshua Ian
Levin Naum
Maunu LeRoy D.
Siek Vuthe
Xilinx , Inc.
LandOfFree
Vector interface to shared memory in simulating a circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vector interface to shared memory in simulating a circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vector interface to shared memory in simulating a circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2787784