Various methods and apparatuses to preserve a logic state...

Details Various methods and apparatuses to preserve a logic state... Various methods and apparatuses to preserve a logic state...

2006-04-10

2009-10-13

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07603634

ABSTRACT:
An apparatus for a volatile latch circuit. The volatile latch circuit may have a master latch sub circuit coupled to a slave latch sub circuit. The slave latch sub circuit maintains the logic state stored by the volatile latch circuit. The slave sub circuit may connect to a first power trace that continuously provides a first voltage potential to the slave latch sub circuit even during a sleep mode. The master latch sub circuit may connect to a second power trace that provides a second voltage potential to the master latch sub circuit that is switchably turned off during the sleep mode.

REFERENCES:
patent: 5468977 (1995-11-01), Machida
patent: 5723883 (1998-03-01), Gheewalla
patent: 5740102 (1998-04-01), Kawashima
patent: 5742542 (1998-04-01), Lin et al.
patent: 5898194 (1999-04-01), Gheewala
patent: 5917228 (1999-06-01), Matsuda et al.
patent: 5923059 (1999-07-01), Gheewala
patent: 5923060 (1999-07-01), Gheewala
patent: 5981987 (1999-11-01), Brunolli et al.
patent: 6091090 (2000-07-01), Gheewala
patent: 6140686 (2000-10-01), Mizuno et al.
patent: 6184726 (2001-02-01), Haeberli et al.
patent: 6249471 (2001-06-01), Roy
patent: 6307272 (2001-10-01), Takahashi et al.
patent: 6340825 (2002-01-01), Shibata et al.
patent: 6445065 (2002-09-01), Gheewala et al.
patent: 6448631 (2002-09-01), Gandhi et al.
patent: 6462978 (2002-10-01), Shibata et al.
patent: 6538945 (2003-03-01), Takemura et al.
patent: 6611943 (2003-08-01), Shibata et al.
patent: 6617621 (2003-09-01), Gheewala et al.
patent: 6683767 (2004-01-01), Ito et al.
patent: 6838713 (2005-01-01), Gheewala et al.
patent: 6842375 (2005-01-01), Raszka
patent: 6912697 (2005-06-01), Shibata et al.
patent: 6938225 (2005-08-01), Kundu
patent: 6941258 (2005-09-01), Van Heijningen et al.
patent: 7002397 (2006-02-01), Kubo et al.
patent: 7002827 (2006-02-01), Sabharwal et al.
patent: 7069522 (2006-06-01), Sluss et al.
patent: 7219324 (2007-05-01), Sherlekar et al.
patent: 2002/0189910 (2002-12-01), Yano et al.
patent: 2003/0009730 (2003-01-01), Chen et al.
patent: 2003/0102904 (2003-06-01), Mizuno et al.
patent: 2007/0180419 (2007-08-01), Sherlekar et al.
Victor V. Zyuban et al., “Low Power Integrated Scan-Retention Mechanism”, (IBM), ISPLED 2002, Aug. 12-14, 2002, pp. 1-18.
Virage Logic, “Speed Power, ASAP Standard Cell Libraries”, Copyright 2002 Virage Logic Corporation, pp. 4 total.
Non-Final Office Action for U.S. Appl. No. 10/779,194 mailed Apr. 5, 2006, 9 pages.
Non-Final Office Action for U.S. Appl. No. 10/779,194 mailed Sep. 13, 2006, 5 pages.
Non-Final Office Action for U.S. Appl. No. 11/734,202 mailed Apr. 29, 2009, 13 pages.
Non-Final Office Action for U.S. Appl. No. 10/856,520 mailed May 23, 2005, 3 pages.
Non-Final Office Action for U.S. Appl. No. 10/856,520 mailed Aug. 8, 2005, 4 pages.
Non-Final Office Action for U.S. Appl. No. 10/856,520 mailed Oct. 26, 2005, 9 pages.
Ex Parte Quayle Office Action for U.S. Appl. No. 10/856,520 mailed Jan. 10, 2006, 5 pages.

Affiliated with

Also associated with

Rating

Various methods and apparatuses to preserve a logic state... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Various methods and apparatuses to preserve a logic state..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Various methods and apparatuses to preserve a logic state... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4141049