Electrical computers and digital data processing systems: input/ – Input/output data processing – Data transfer specifying
Reexamination Certificate
2005-03-10
2009-06-02
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Input/output data processing
Data transfer specifying
C710S066000, C710S110000
Reexamination Certificate
active
07543088
ABSTRACT:
Methods and apparatuses are described for a communication system. The communication system comprises an initiator core supporting a first burst capability as well as a target core supporting a second burst capability. The supported burst features of the second burst capability differ from the supported burst features of the first burst capability. The communication system also comprises an agent coupled to the initiator core, which comprises logic to compute target-dependent burst support information across multiple groups of potential targets at the same time. The logic then selects the correct target-dependent information based upon a resulting address decode for the target selection.
REFERENCES:
patent: 5689659 (1997-11-01), Tietjen et al.
patent: 5699460 (1997-12-01), Kopet et al.
patent: 5745791 (1998-04-01), Peek et al.
patent: 5761348 (1998-06-01), Honma
patent: 5799203 (1998-08-01), Lee et al.
patent: 5802399 (1998-09-01), Yumoto et al.
patent: 5948089 (1999-09-01), Wingard et al.
patent: 6122690 (2000-09-01), Nannetti et al.
patent: 6182183 (2001-01-01), Wingard et al.
patent: 6330283 (2001-12-01), Lafe
patent: 6393500 (2002-05-01), Thekkath
patent: 6678423 (2004-01-01), Trenary et al.
patent: 6725313 (2004-04-01), Wingard et al.
patent: 6785753 (2004-08-01), Weber et al.
patent: 6868459 (2005-03-01), Stuber
patent: 6891088 (2005-05-01), Nehaus et al.
patent: 6970013 (2005-11-01), Cory
patent: 6981088 (2005-12-01), Holm et al.
patent: 7155554 (2006-12-01), Vinogradov et al.
patent: 2002/0038393 (2002-03-01), Ganapathy et al.
patent: 2002/0107903 (2002-08-01), Richter et al.
patent: 2002/0161848 (2002-10-01), Willman et al.
patent: 2003/0099254 (2003-05-01), Richter
patent: 2003/0191884 (2003-10-01), Anjo et al.
patent: 2003/0212743 (2003-11-01), Masri et al.
patent: 2004/0017820 (2004-01-01), Garinger et al.
patent: 2005/0210164 (2005-09-01), Weber et al.
patent: 2005/0216641 (2005-09-01), Weber et al.
patent: 2006/0092944 (2006-05-01), Wingard et al.
patent: 2006/0095635 (2006-05-01), Vinogradov et al.
patent: 1 179 785 (2002-02-01), None
patent: 1179785 (2002-02-01), None
patent: 63 296158 (1988-12-01), None
patent: 63296158 (1988-12-01), None
patent: WO 2004008329 (2004-01-01), None
AMBA 3.0 (AMABA AXI).
MIPS32 24K Family of Synthesizable Processor Cores, Product Brief, MIPS Technologies.
Open Core Protocol Monitor, Data Sheet, Mentor Graphics.
IP Core-Centric Communications Protocol Introducing Open Core Protocol 2.0, www.design-reuse.com.
Enabling Reuse Via an IP Core-Centric Communications Protocol: Open Core Protocol, Wolf-Dietrich Weber, Sonics, Inc.
NECoBus: A High-End SOC Bus With a Portable & Low-Latency Wrapper-Based Interface Mechanism, Anjo et al., NEC Corporation, IEEE 2002.
Open Core Protocol Specification, Release 2.0, pp. 1-3, 31-57, copyright 2003.
International Search Report, PCT/US2005/008239, mailed Jun. 13, 2005, pp. 3.
Weiss, Ray, “PCI-X Exposed,” TechOnLine, http://www.techonline.com/community/ed—resource/feature—article/7114, Jun. 28, 2005.
Cutler, David E.: “Split-Phase Busses,” CS 258, Computer Science Division, U.C. Berkely, Spring 1999, pp. 1-23.
International Search Report, PCT/US2005/008235, mailed Nov. 30, 2005, 6 pp.
Socket-Centric IP Core Interface Maximizes IP Applications, www.ocpip.org.
Definition of Burst Mode Access and Timing, www.pcguide.com.
Definition of Direct Memory Access (DMA) Modes and Bus Mastering DMA, www.pcguide.com.
Definition of PCI Bus Performance, www.pcguide.com.
International Search Report, Application No. 05769164.4, mailed Jul. 24, 2008, 6 pages.
Harwood Joseph
Meyer Michael
Weber Wolf-Dietrich
Wingard Drew
Dang Khanh
Rutan & Tucker LLP
Sonics, Inc.
LandOfFree
Various methods and apparatuses for width and burst conversion does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Various methods and apparatuses for width and burst conversion, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Various methods and apparatuses for width and burst conversion will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4054236