Static information storage and retrieval – Systems using particular element – Flip-flop
Reexamination Certificate
2011-01-25
2011-01-25
Le, Vu A (Department: 2824)
Static information storage and retrieval
Systems using particular element
Flip-flop
C365S187000
Reexamination Certificate
active
07876601
ABSTRACT:
The logic cells (HLEs) of a structured application-specific integrated circuit (structured ASIC) can be used to provide memory blocks of various sizes. Any one or more of several techniques may be employed to facilitate doing this for various user designs that may have different requirements (e.g., in terms of size) for such memory blocks. For example, pre-designed macros of memory blocks may be provided and then combined as needed to provide memory blocks of various sizes. Placement constraints may be observed for certain portions of the memory circuitry (e.g., the memory core), while other portions (e.g., address predecoder circuitry, write and read data registers, etc.) may be located relatively freely.
REFERENCES:
patent: 6262933 (2001-07-01), Chang et al.
patent: 6928020 (2005-08-01), Takahashi et al.
patent: 7084665 (2006-08-01), Lewis et al.
patent: 7277309 (2007-10-01), Banachowicz et al.
patent: 7391236 (2008-06-01), Lewis et al.
patent: 7493585 (2009-02-01), Ahmed et al.
patent: 7583103 (2009-09-01), Lewis et al.
patent: 2007/0210827 (2007-09-01), Chua et al.
Altera Corporation
Jackson Robert R.
Le Vu A
Ropes & Gray LLP
LandOfFree
Variable sized soft memory macros in structured cell arrays,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable sized soft memory macros in structured cell arrays,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable sized soft memory macros in structured cell arrays,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2663393