Variable grain architecture for FPGA integrated circuits

Details Variable grain architecture for FPGA integrated circuits Variable grain architecture for FPGA integrated circuits

1997-10-09

2000-08-01

Tokar, Michael

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 47, 326 39, 326 38, H03K 19177, H01L 2500

Patent

active

060972122

ABSTRACT:
A Variable Grain Architecture is disclosed wherein Variable Grain Blocks (VGB's) are wedged together in mirror opposition to one another to define super-VGB structures. The super-VGB structures are arranged as a matrix within an FPGA device. Each VGB includes progressive function synthesizing layers for forming more complex function signals by folding together less complex function signals of preceding layers. A function spawning layer containing a set of function spawning lookup tables (LUT's) is provided near the periphery of the corresponding super-VGB structure. In one case, the function spawning layer is L-shaped and includes a symmetrical distribution of Configurable Building Blocks. A signal-acquiring layer interfaces with adjacent interconnect lines to acquire input terms for the LUT's and controls. A decoding layer is interposed between the signal-acquiring layer and the function spawning layer for providing strapping and intercept functions. Each VGB has a common controls section, a wide-gating section and a carry-propagating section. Each super-VGB has a centrally-shared section of longline drivers that may be accessed from any of the constituent VGB's. A diversified spectrum of interconnect lines, including 2xL, 4xL, 8xL and direct connect surround each super-VGB to provide different kinds of interconnect.

REFERENCES:
patent: 4912342 (1990-03-01), Wong et al.
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5537057 (1996-07-01), Leong et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5598109 (1997-01-01), Leong et al.
patent: 5644496 (1997-07-01), Agrawal et al.
patent: 5682107 (1997-10-01), Tavana et al.
patent: 5815003 (1998-09-01), Pedersen
Advance Product Brief, Dec. 1996, Lucent Technologies: Optimized Reconfigurable Cell Array (ORCA.TM.) OR3Cxxx/OR3Txxx Series Field-Programmable Gate Arrays.
Product Brief, Jun. 1997, Lucent Technologies: ORCA.RTM. OR2CxxA (5.0V) and OR2TxxA (3.3V) Series Field-Programmable Gate Arrays.

Affiliated with

Also associated with

Rating

Variable grain architecture for FPGA integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Variable grain architecture for FPGA integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable grain architecture for FPGA integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-667506