Electronic digital logic circuitry – Multifunctional or programmable – Sequential or with flip-flop
Reexamination Certificate
2002-03-19
2003-05-06
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Sequential or with flip-flop
C326S037000, C326S054000, C708S230000
Reexamination Certificate
active
06559674
ABSTRACT:
TECHNICAL FIELD
The present invention relates to a variable function information processor.
BACKGROUND ART
Conventionally, there exists a variable function information processing circuit whose circuit configuration can be changed by being defined. Also, there exists a variable function information processor using the variable function information processing circuit. A logic module constituting the variable function information processing circuit used in the conventional variable function information processor constitutes an information processing circuit for performing desired processing by a method of performing a combinational logic operation by a certain part of an arithmetic circuit in the logic module and performing a sequential operation by another certain part of the arithmetic circuit. Namely, the logic module constituting the conventional variable function information processing circuit is structured to include a part for performing a combinational logic operation and a part for performing a sequential operation different from the part for performing the combinational logic operation.
Therefore, when the logic module is used for a certain combinational logic operation (the part for performing the combinational logic operation is used), the part of the arithmetic circuit for performing the sequential operation is not used, and similarly, when the logic module is used for a certain sequential operation (the part for performing the sequential operation is used), the part of the arithmetic circuit for performing the combinational logic operation is not used. Hence, when a variable function information processor for performing desired processing is structured using the variable function information processing circuit, the resources of the variable function information processor are not effectively exploited, thereby causing waste.
As a logic module to solve this problem, the invention disclosed in Japanese Patent Laid-open No. 9-284124 (hereinafter referred to as “a conventional example”) is given. In the conventional example, a logic module is structured so as to perform a combinational logic operation function of more than 2,200 Boolean algebras or perform a sequential operation function of a D-type latch or D-type flip-flop, and both a combinational circuit and a sequential circuit are formed by using the logic module, whereby a space on a gate array is efficiently used.
The logic module in the conventional example is, however, composed of three two-input multiplexers and three two-input multiplexers with inverting inputs, and uses 42 transistors in total. The smaller the number of transistors constituting one logic module, the more the number of logic modules integrated on one LSI chip becomes, whereby a high-performance and advanced information processor can be realized. Accordingly, it is preferable that the number of transistors constituting a logic module be smaller.
SUMMARY OF THE INVENTION
A problem to be solved of the present invention is to provide a variable function information processor which uses a logic module with the further decreased number of transistors to be used in order that logic modules constituting the variable function information processor are increased in number, that is, integrated at a high degree of integration.
Another problem to be solved of the present invention is to realize both a combinational logic circuit and a sequential circuit by the same logic module, whereby the resources of a variable function information processor are effectively exploited.
A variable function information processor of the present invention is characterized by comprising: at least one basic circuit block composed of a two-input arithmetic circuit structured by a two-input exclusive-NOR circuit or a two-input exclusive-OR circuit, to which a first signal is inputted as one input signal from a first input terminal, an inverter for inverting an output signal of the two-input arithmetic circuit, a switching circuit for transmitting an output signal of the inverter or a second signal inputted from a second input terminal as the other input signal to the two-input arithmetic circuit in accordance with a third signal inputted from a third input terminal, and an output terminal capable of outputting at least either the output signal of the two-input arithmetic circuit or the output signal of the inverter; an input terminal group including the first to third input terminals; an output terminal group including the output terminal; and a semiconductor arithmetic circuit electrically connected to the input terminal group, the output terminal group, and the basic circuit block, wherein a function of serving both as a combinational logic circuit for performing a logical operation of the input signals and as a sequential circuit for performing a sequential operation of the input signal according to the input signals inputted from the input terminal group is provided, and through the use of the basic circuit block, in a semiconductor circuit element group for constituting the combinational logic circuit and the sequential circuit, a common part of the combinational logic circuit and the sequential circuit is used for both the circuits.
Another aspect of the variable function information processor of the present invention is characterized in that the semiconductor arithmetic circuit includes an output switching circuit for selectively outputting any of the input signals inputted from the input terminal group.
Another aspect of the variable function information processor of the present invention is characterized in that a first and a second basic circuit block are provided, and the first basic circuit block includes: a first two-input arithmetic circuit structured by a first two-input exclusive-NOR circuit or a first two-input exclusive-OR circuit, to which a first signal is inputted as one input signal from a first input terminal; a first inverter for inverting an output signal of the first two-input arithmetic circuit; and a first switching circuit for transmitting an output signal of the first inverter or a second signal inputted from a second input terminal as the other input signal to the first two-input arithmetic circuit in accordance with a third signal inputted from a third input terminal, the first basic circuit block outputting the output signal of the first two-input arithmetic circuit or the output signal of the first inverter as an output signal of the first basic circuit block, the second basic circuit block includes: a second two-input arithmetic circuit structured by a second two-input exclusive-NOR circuit or a second two-input exclusive-OR circuit, to which a fourth signal is inputted as one input signal from a fourth input terminal; a second inverter for inverting an output signal of the second two-input arithmetic circuit; and a second switching circuit for transmitting an output signal of the second inverter or the output signal of the first basic circuit block as the other input signal to the second two-input arithmetic circuit in accordance with a fifth signal inputted from a fifth input terminal, the second basic circuit block outputting the output signal of the second two-input arithmetic circuit or the output signal of the second inverter via a first external output terminal, the semiconductor arithmetic circuit transmits a sixth signal inputted from a sixth input terminal or a seventh signal inputted from a seventh input terminal to a second external output terminal in accordance with at least either the output signal of the first two-input arithmetic circuit or the output signal of the first inverter, a function of serving both as a combinational logic circuit for performing a full addition operation of the input signals and outputting a result of the operation and as a sequential circuit for temporarily holding the input signal to delay the input signal and outputting it according to the input signals inputted from the first to seventh input terminals is provided, and that in a semiconductor circuit element group for constituting the combinationa
Miyamoto Naoto
Nakada Akira
Ohmi Tadahiro
Sakaidani Satoshi
Sugawa Shigetoshi
Arent Fox Kintner & Plotkin & Kahn, PLLC
Cho James H
Ohmi Tadahiro
LandOfFree
Variable function information processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable function information processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable function information processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3072989