Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2011-03-22
2011-03-22
Connolly, Mark (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S400000, C713S600000
Reexamination Certificate
active
07913102
ABSTRACT:
A variable frequency clock output circuit, comprising: a target value register which stores a target value corresponding to an arbitrarily set target frequency; an increase/decrease value register which stores an arbitrarily set increase/decrease value; an adder-subtractor which has an input portion into which a current output value is inputted and outputs a calculation result obtained by adding/subtracting the increase/decrease value stored in the increase/decrease value register to/from the current output value inputted into the input portion based on an addition/subtraction instruction signal; a comparator which compares an output value of the adder-subtractor to the target value stored in the target value register, and outputs an addition/subtraction instruction signal to the adder-subtractor until the output value of the adder-subtractor and the target value coincide; and a clock generator which outputs a clock signal having a frequency proportional to the output value of the adder-subtractor.
REFERENCES:
patent: 5198732 (1993-03-01), Morimoto
patent: 5375429 (1994-12-01), Tokizaki et al.
patent: 6130602 (2000-10-01), O'Toole et al.
patent: 6211739 (2001-04-01), Synder et al.
patent: 6384647 (2002-05-01), Logue
patent: 6628171 (2003-09-01), Chou et al.
patent: 6771133 (2004-08-01), Lautzenhiser
patent: RE41031 (2009-12-01), Majos
patent: 7741928 (2010-06-01), Cousinard et al.
patent: 2002/0091960 (2002-07-01), Chang
patent: 2003/0042506 (2003-03-01), Kellgren et al.
patent: 2006/0098714 (2006-05-01), Shin et al.
patent: 2006/0119562 (2006-06-01), Ichikura
patent: 8-340250 (1996-12-01), None
patent: 9-148896 (1997-06-01), None
patent: 11-341888 (1999-12-01), None
patent: 3067212 (1999-12-01), None
patent: 2003-79193 (2003-03-01), None
patent: 2003-168972 (2003-06-01), None
Japanese Office Action mailed on Nov. 18, 2008 directed towards counterpart application No. 2006-322644; 4 pages.
Kasamatsu Toru
Nakano Norihiko
Tachibana Yuta
Takahashi Katsunori
Tamura Tomonobu
Connolly Mark
Konica Minolta Business Technologies Inc.
Morrison & Foerster / LLP
LandOfFree
Variable frequency clock output circuit and apparatus, motor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable frequency clock output circuit and apparatus, motor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable frequency clock output circuit and apparatus, motor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2700596