Variable drive output buffer circuit

Details Variable drive output buffer circuit Variable drive output buffer circuit

1991-06-21

1995-02-07

Westin, Edward P.

Electronic digital logic circuitry

Interface

Current driving

326 21, 327111, H03K 1716

Patent

active

053878248

ABSTRACT:
A variable drive output buffer circuit for use to drive memory address lines, or the like, in a computer system has the drive output connected in parallel to a group of output buffer drive circuits, each of which is supplied with the drive signal. Each of the output buffer drive circuits, preferably in the form of CMOS buffer circuits, is selectively individually enabled or disabled to select the optimum number of output drive circuits which are operated in parallel to supply the drive signal to the output bonding pad. All of the disabled drive circuits are placed in a high impedance state, so that they essentially are removed from the circuit and do not affect the total drive capability.

REFERENCES:
patent: 4719369 (1988-01-01), Asano et al.
patent: 4731553 (1988-03-01), Van Lehn et al.
patent: 4749884 (1988-06-01), Karban et al.
patent: 4820942 (1989-04-01), Chan
patent: 4855623 (1989-08-01), Flaherty

Affiliated with

Also associated with

Rating

Variable drive output buffer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Variable drive output buffer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable drive output buffer circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1112560