Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Phase shift by less than period of input
Patent
1997-10-10
2000-10-17
Le, Dinh T.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Phase shift by less than period of input
327246, 327231, 327266, 327274, H03K 513, H03H 1116
Patent
active
061337730
ABSTRACT:
A method and apparatus for an adjustable phase interpolator is provided. The adjustable phase interpolator includes a phase interpolator circuit that has a voltage input and a voltage output. The adjustable phase interpolator further includes a controllable capacitive load coupled to either the input or the output of the phase interpolator circuit. The controllable capacitive load is designed to add or subtract capacitance to the adjustable phase interpolator.
REFERENCES:
patent: 4338569 (1982-07-01), Petrich
patent: 4884041 (1989-11-01), Walker
patent: 5180994 (1993-01-01), Martin et al.
patent: 5399995 (1995-03-01), Kardontchik et al.
patent: 5451894 (1995-09-01), Guo
patent: 5485490 (1996-01-01), Leung et al.
patent: 5506815 (1996-04-01), Hsich et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5532633 (1996-07-01), Kawai
patent: 5534805 (1996-07-01), Miyazaki et al.
patent: 5550783 (1996-08-01), Stephens, Jr. et al.
patent: 5554945 (1996-09-01), Lee et al.
patent: 5570054 (1996-10-01), Takla
patent: 5614855 (1997-03-01), Lee et al.
patent: 5673295 (1997-09-01), Read et al.
patent: 5712883 (1998-01-01), Miller et al.
patent: 5712884 (1998-01-01), Jeong
patent: 5745792 (1998-04-01), Jost
patent: 5764092 (1998-06-01), Wada et al.
patent: 5799051 (1998-08-01), Leung et al.
patent: 5801985 (1998-09-01), Roohparvar et al.
patent: 5890014 (1999-03-01), Long
"The Phase-Locked Loop," Internet Paper, downloaded from http://yake.ecn.purdue.edu/-roos/modem/pll/pll.html, pp. 1-3.
Dehon, Andre, "In-System Timing Extraction and Control Through Scan-Based, Test-Access Ports," (original publication Jan. 1994), Internet Paper, downloaded from http://www.ai.mit.edu/projects/transit/tn102/.html#vcdl, pp. 1-19.
Sidiropoulos et al., "A Semi-Digital DLL With Unlimited Phase Shift Capability and 0.08 -400 MHz Operating Range," 1997 IEEE Intn'l Solid State Circuits Cinf., 5 pages.
Lee et al., "A 2.5 V CMOS Delay-Locked Loop For An 18 Mbit, 500 Megabte/s DRAM," IEEE Journal of Solid State Circuits, vol. 2, No. 12, Dec. 1994.
Halaketama et al., "A 256 Mb SDRAM Using A Register-Controlled Digital DLL," IEEE, ISSCC97/Session 4/DRAM/Paper TP 4.5 (Feb. 6, 1997).
Reese et al., "A Phase-Tolerant 3.8 GB/s Data-Communication Router for a Multiprocessor Supecomputer Backplate," IEEE, ISSCC94/ Session 18/ High-Performance Logic and Circuit Techniques /Paper FA 18.4, IEEE Intn'l Solid State Circuits Conference (Feb. 18, 1994).
Tanoi, et al., "A 250-622 Mhz Deskew and Jitter-Suppressed Clock Buffer Using Two-Loop Architecture," IEEE Journal of Solid State Circuits, vol. 31, No. 4 (Apr. 1996).
Chau Pak Shing
Donnelly Kevin S.
Garlepp Bruno Werner
Lau Benedict Chung-Kwong
Portmann Clemenz
Le Dinh T.
Rambus Inc
LandOfFree
Variable delay element does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable delay element, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable delay element will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-472936