Variable delay circuit for delaying input data

Static information storage and retrieval – Read/write circuit – Signals

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36518912, 36523006, 365236, G11C 700

Patent

active

049531280

ABSTRACT:
An address counter (2) counts the clock pulses sequentially to provide a count value as an address signal to a coincidence detecting circuit (3) and decoder (4). The coincidence detecting circuit (3) compares delay data applied from a delay data generating circuit (8) with the address signal and applies a reset signal to the address counter (2) when they coincide with each other. The address counter (2) repeats sequentially the above-mentioned operation in response to the reset signal after the count of address is reset to a predetermined value. The decoder (4) specifies a memory cell comprised in a memory device for performing a reading and writing operation in response to the address signal. The data output circuit (6) and the data input circuit (5) perform the reading and writing operation sequentially to the specified memory cell in response to the control signal outputted from the control circuit (7). As a result, the input data previously written is read and outputted with a delay. Therefore, a delayed input data can be obtained as an output data.

REFERENCES:
patent: 4633441 (1986-12-01), Ishimoto
Tietze, Schenk: Halbleiter-Schaltungstechnik, revised reprint of the 3rd edition, Springer-Verlag, 1976, pp. 581-183 with English language translation.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Variable delay circuit for delaying input data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Variable delay circuit for delaying input data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable delay circuit for delaying input data will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1594789

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.