Variable delay circuit for delaying input data

Details Variable delay circuit for delaying input data Variable delay circuit for delaying input data

1987-12-09

1989-10-24

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Signals

365240, G11C 700

Patent

active

048766704

ABSTRACT:
A bit length corresponding to a delay time of required data is preset in a bit length setting circuit (15). A write timing signal from an external control circuit (6) is applied to a write address decoder (3) and a read timing signal generating circuit (2). Input data is written into memory cells in a memory device (5) addressed by the write address decoder (3) operating in response to the write timing signal. On the other hand, a read timing signal generating circuit (2) generates a read timing signal delayed from the write timing signal by a delay time corresponding to a bit length signal in response to the bit length signal from the bit length setting circuit (15) and the write timing signal from outside. The read address decoder (4) sequentially addresses memory cells containing input data which have been written, reads written data and then outputs output data. Applications of the circuit include frame synchronization, variable delay and storage of picture data in a video communications system.

REFERENCES:
patent: 3564515 (1971-02-01), Gratian
patent: 4395764 (1983-07-01), Matsue
patent: 4608669 (1986-08-01), Klara et al.

Affiliated with

Also associated with

Rating

Variable delay circuit for delaying input data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Variable delay circuit for delaying input data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable delay circuit for delaying input data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1592926