Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2005-03-08
2005-03-08
Ray, Gopal C. (Department: 2111)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S322000
Reexamination Certificate
active
06865684
ABSTRACT:
A battery powered computer system determines when the system is not in use by monitoring various events associated with the operation of the system. The system preferably monitors the number of cache read misses and write operations, i.e., the cache hit rate, and reduces the system clock frequency when the cache hit rate rises above a certain level. When the cache hit rate is above a certain level, then it can be assumed that the processor is executing a tight loop, such as when the processor is waiting for a key to be pressed and then the frequency can be reduced without affecting system performance. Alternatively, the apparatus monitors the occurrence of memory page misses, I/O write cycles or other events to determine the level of activity of the computer system.
REFERENCES:
patent: 4085449 (1978-04-01), Walsh et al.
patent: 4317181 (1982-02-01), Teza et al.
patent: 4417320 (1983-11-01), Ei
patent: 4531826 (1985-07-01), Stoughton et al.
patent: 4670837 (1987-06-01), Sheets
patent: 4698748 (1987-10-01), Juzswik et al.
patent: 4819164 (1989-04-01), Branson
patent: 4980836 (1990-12-01), Carter et al.
patent: 5072376 (1991-12-01), Ellsworth
patent: 5125088 (1992-06-01), Culley
patent: 5142684 (1992-08-01), Perry et al.
patent: 5153535 (1992-10-01), Fairbanks et al.
patent: 5163143 (1992-11-01), Culley et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5218704 (1993-06-01), Watts, Jr. et al.
patent: 5239641 (1993-08-01), Horst
patent: 5239652 (1993-08-01), Seibert et al.
patent: 5487181 (1996-01-01), Dailey et al.
patent: 5504908 (1996-04-01), Ikeda
patent: 5544082 (1996-08-01), Garcia-Duarte et al.
patent: 5655127 (1997-08-01), Rabe et al.
patent: 5740417 (1998-04-01), Kennedy et al.
patent: 5784598 (1998-07-01), Griffith
patent: 5991883 (1999-11-01), Atkinson
patent: 6076158 (2000-06-01), Sites et al.
patent: 6230279 (2001-05-01), Dewa et al.
patent: 6397340 (2002-05-01), Watts et al.
patent: 0451661 (1991-10-01), None
patent: 2151950 (1990-08-01), None
“Improving the data cache performance of multiprocessor operating systems” by Chun Xia; Torrellas, J. (abstract only).*
“Finding good peers in peer-to-peer networks” by Krishna Ramanathan, M.; Kalogeraki, V.; Pruyne, J. (abstract only).*
Intel Corp., 386 SL Microprocessor Superset. System Design Guide, Chapter 14 “System and Power Management,”. 14-1 to 14-23, 1990.
Intel Corp., 396 SL Microprocessor Superset, Programmers Reference Manual, Chapter 6 “Systems and Power Management,”. 6-1 to 6-50; 10-4 to 10-7, 1990.
Technique for Monitoring a Computer System's Activity for the Purpose of Power Management of a DOS-Compatible System, IBM Technical Disclosure Bulletin, vol. 33, No. 4, Sep. 1990, pp. 474-477.
LandOfFree
Utilization-based power management of a clocked device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Utilization-based power management of a clocked device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Utilization-based power management of a clocked device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3377466