Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Patent
1998-09-03
2000-09-12
Bowers, Charles
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
438627, 438643, 438630, 438649, 438706, 438712, 438721, 438738, 438704, 438637, H01L 21302, H01L 214763
Patent
active
061177938
ABSTRACT:
A layered trace configuration comprising a conductive trace capped with a silicide material which allows for removal of oxide polymer residues forming in vias used for interlayer contacts in a multilayer semiconductor device and eliminates or greatly reduces the formation of metal polymer residues in the vias. The formation of an interlayer contact according to one embodiment of the present invention comprises providing a trace formed on a semiconductor substrate and a silicide layer capping the conductive layer. An interlayer dielectric is deposited over the silicide capped trace and the substrate. A via is etched through the interlayer dielectric, wherein the etch is selectively stopped on the silicide layer. Any residue forming in the via is removed and a conductive material is deposited in the via to form the interlayer contact.
REFERENCES:
patent: 4680086 (1987-07-01), Thomas et al.
patent: 5269879 (1993-12-01), Rhoades et al.
patent: 5420076 (1995-05-01), Lee et al.
patent: 5514247 (1996-05-01), Shan et al.
patent: 5600182 (1997-02-01), Schinella et al.
patent: 5612254 (1997-03-01), Mu et al.
patent: 5668411 (1997-09-01), Hong et al.
patent: 5793111 (1998-08-01), Zamanian
patent: 5872061 (1999-02-01), Lee et al.
patent: 5888309 (1999-03-01), Yu
patent: 5892282 (1999-04-01), Hong et al.
patent: 5904154 (1999-05-01), Chien et al.
patent: 5920122 (1999-07-01), Matsumoto et al.
patent: 5923052 (1999-07-01), Kim
patent: 5942799 (1999-08-01), Danek et al.
patent: 5945739 (1999-08-01), Yajima
patent: 5955785 (1999-09-01), Gardner et al.
patent: 5958801 (1999-09-01), Langley
Bowers Charles
Lee Hsien Ming
Micro)n Technology, Inc.
LandOfFree
Using silicide cap as an etch stop for multilayer metal process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Using silicide cap as an etch stop for multilayer metal process , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Using silicide cap as an etch stop for multilayer metal process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-95810