Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2007-09-11
2007-09-11
Mai, Son L. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S189070, C365S201000
Reexamination Certificate
active
11473466
ABSTRACT:
An access request for a first memory location of a memory device is received at the memory device. A second memory location is selected in response to the request without regard to an address signal.
REFERENCES:
patent: 4450559 (1984-05-01), Bond et al.
patent: 4527251 (1985-07-01), Nibby, Jr. et al.
patent: 5491664 (1996-02-01), Phelan
patent: 5596536 (1997-01-01), Koh
patent: 5881003 (1999-03-01), Kirihata et al.
patent: 6233181 (2001-05-01), Hidaka
patent: 6446177 (2002-09-01), Tanaka et al.
patent: 6650578 (2003-11-01), Kojima et al.
patent: 6757842 (2004-06-01), Harari et al.
patent: 6956769 (2005-10-01), Lee
patent: 2002/0036930 (2002-03-01), Shibata
patent: 2003/0167372 (2003-09-01), Lee
Leffert Jay & Polglaze P.A.
Mai Son L.
LandOfFree
Using redundant memory for extra features does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Using redundant memory for extra features, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Using redundant memory for extra features will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3758784