Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-06-09
2009-08-11
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C717S140000
Reexamination Certificate
active
07574688
ABSTRACT:
A method of integrating a High-level Language (HLL) function with a Hardware Description Language (HDL) representation of a circuit design can include identifying an attribute of the HDL representation of the circuit design that is resolved at compile time and determining a value for the attribute using an HLL function when compiling the HDL representation of the circuit design.
REFERENCES:
patent: 5815405 (1998-09-01), Baxter
patent: 5968161 (1999-10-01), Southgate
patent: 6078736 (2000-06-01), Guccione
patent: 6466898 (2002-10-01), Chan
patent: 6470449 (2002-10-01), Blandford
patent: 6557156 (2003-04-01), Guccione
patent: 6957423 (2005-10-01), Ma
patent: 7035781 (2006-04-01), Flake et al.
patent: 7117139 (2006-10-01), Bian
patent: 7203912 (2007-04-01), Moona et al.
patent: 7424703 (2008-09-01), Harcourt et al.
patent: 2002/0049576 (2002-04-01), Meyer
patent: 2002/0107678 (2002-08-01), Wu et al.
patent: 2002/0133788 (2002-09-01), Waters et al.
patent: 2002/0166110 (2002-11-01), Powell
patent: 2003/0061580 (2003-03-01), Greaves
patent: 2003/0231207 (2003-12-01), Huang
patent: 2004/0143801 (2004-07-01), Waters et al.
patent: 2005/0198606 (2005-09-01), Gupta et al.
patent: 2006/0031791 (2006-02-01), Moona et al.
patent: 2007/0169054 (2007-07-01), Cheng et al.
U.S. Appl. No. 11/642,179, filed Dec. 19, 2006, Ingoldby, Michael George, et al., “Methods of Generating a Design Architecture Tailored to Specified Requirements of PLD Design”, Xilinx, Inc., 2100 Logic Drive, San Jose, CA.
Tessier, Russell, et al., “Power-aware RAM Mapping for FPGA Embedded Memory Blocks”, FPGA '06; pp. 1-10, Feb. 22-24, 2006; Monterey, CA.
“Virtex-4 User Guide”, Version v1.5; UG070, published Mar. 21, 2006; pp. 109-161, Xilinx, Inc., 2100 Logic Drive, San Jose, CA.
Bertrand Jerome
Ingoldby Michael G.
McLaughlin Mark R.
Ogden James
Ward Jeffrey C.
Cuenot Kevin T.
Dinh Paul
Nguyen Nha T
XILINX Inc.
LandOfFree
Using high-level language functions in HDL synthesis tools does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Using high-level language functions in HDL synthesis tools, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Using high-level language functions in HDL synthesis tools will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4057043