Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2005-12-28
2010-10-05
Du, Thuan N (Department: 2116)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S323000, C710S305000
Reexamination Certificate
active
07809969
ABSTRACT:
A method, device, and system are disclosed. In one embodiment, the method comprises transitioning one or more lanes of a multi-lane serial link from a fully operational power state to a low power state and keeping one or more other lanes of the multi-lane serial link in the fully operational power state to allow one or more data transfers across the remaining operational lanes in the link.
REFERENCES:
patent: 6009488 (1999-12-01), Kavipurapu
patent: 6047347 (2000-04-01), Hansen et al.
patent: 7136953 (2006-11-01), Bisson et al.
patent: 7157940 (2007-01-01), Ong
patent: 7188263 (2007-03-01), Rubinstein et al.
patent: 7216245 (2007-05-01), Hsu et al.
patent: 7230549 (2007-06-01), Woodral et al.
patent: 2007/0067548 (2007-03-01), Juenger
“Collegiate Dictionary”—Merriam-Webster—Tenth Edition—p. 1174.
Bhatt Ajay V.
Das Sharma Debendra
Du Thuan N
Intel Corporation
Reynolds Derek J.
LandOfFree
Using asymmetric lanes dynamically in a multi-lane serial link does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Using asymmetric lanes dynamically in a multi-lane serial link, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Using asymmetric lanes dynamically in a multi-lane serial link will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4228305