Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2011-03-29
2011-03-29
Lane, Jack A (Department: 2185)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S206000, C711S208000
Reexamination Certificate
active
07917726
ABSTRACT:
In one embodiment, an input/output (I/O) memory management unit (IOMMU) comprises at least one memory and control logic coupled to the memory. The memory is configured to store translation data corresponding to one or more I/O translation tables stored in a memory system of a computer system that includes the IOMMU. The control logic is configured to translate an I/O device-generated memory request using the translation data. The translation data includes a type field indicating one or more attributes of the translation, and the control logic is configured to control the translation responsive to the type field.
REFERENCES:
patent: 4550368 (1985-10-01), Bechtolsheim
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5949436 (1999-09-01), Horan et al.
patent: 5987557 (1999-11-01), Ebrahim
patent: 6065088 (2000-05-01), Bronson et al.
patent: 6128684 (2000-10-01), Okayama
patent: 6886171 (2005-04-01), MacLeod
patent: 7269825 (2007-09-01), Adcock
patent: 7444636 (2008-10-01), Noel et al.
patent: 7487327 (2009-02-01), Chang et al.
patent: 7653803 (2010-01-01), Hummel et al.
patent: 7673116 (2010-03-01), Hummel et al.
patent: 7761648 (2010-07-01), Wu et al.
patent: 7809923 (2010-10-01), Hummel et al.
patent: 2003/0135685 (2003-07-01), Cowan
patent: 2004/0215860 (2004-10-01), Armstrong et al.
patent: 2006/0075146 (2006-04-01), Schoinas et al.
patent: 2006/0195848 (2006-08-01), Arndt et al.
patent: 2006/0277348 (2006-12-01), Wooten
patent: 2007/0079039 (2007-04-01), Raj
patent: 2008/0098197 (2008-04-01), Craddock et al.
U.S. Appl. No. 11/623,500 entitled “DMA Address Translation in an IOMMU”.
Motorola, “Power PC 601, RISC Microprocessor User's Manual”, 1993, Chapter 6, “Memory Management Unit”, pp. 1-64, International Business Machines Corporation.
AMD, “AMD x86-64 Architecture Programmer's Manual”, Sep. 2002, Chapter 5, “Page Translation and Protection”, pp. 143-176.
Hummel Mark D.
Lueck Andrew W.
Strongin Geoffrey S.
Advanced Micro Devices , Inc.
Lane Jack A
Merkel Lawrence J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
LandOfFree
Using an IOMMU to create memory archetypes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Using an IOMMU to create memory archetypes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Using an IOMMU to create memory archetypes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2720949