Electrical computers and digital processing systems: processing – Processing control – Instruction modification based on condition
Reexamination Certificate
2007-12-17
2010-11-09
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Instruction modification based on condition
Reexamination Certificate
active
07831813
ABSTRACT:
In one embodiment, a processor comprises a programmable map and a circuit. The programmable map is configured to store data that identifies at least one instruction for which an architectural modification of an instruction set architecture implemented by the processor has been defined, wherein the processor does not implement the modification. The circuitry is configured to detect the instruction or its memory operands and cause a transition to Known Good Code (KGC), wherein the KGC is protected from unauthorized modification and is provided from an authenticated entity. The KGC comprises code that, when executed, emulates the modification. In another embodiment, an integrated circuit comprises at least one processor core; at least one other circuit; and a KGC source configured to supply KGC to the processor core for execution. The KGC comprises interface code for the other circuit whereby an application executing on the processor core interfaces to the other circuit through the KGC.
REFERENCES:
patent: 5790825 (1998-08-01), Traut
patent: 6009261 (1999-12-01), Scalzi et al.
patent: 6041402 (2000-03-01), Cannon et al.
patent: 6338435 (2002-01-01), Carper
patent: 6390374 (2002-05-01), Carper et al.
patent: 6438737 (2002-08-01), Morelli et al.
patent: 7039776 (2006-05-01), Wong et al.
patent: 7290081 (2007-10-01), Parthasarathy et al.
patent: 2002/0120810 (2002-08-01), Brouwer
patent: 2003/0217227 (2003-11-01), Parthasarathy et al.
patent: 2005/0278551 (2005-12-01), Goodnow et al.
patent: 2006/0059574 (2006-03-01), Fayad et al.
U.S. Appl. No. 11/957,930, filed Dec. 17, 2007.
Intel, “Intel Trusted Execution Technology,” Technology Overview, 2 pages, 2007.
Intel, “Intel Trusted Execution Technology-Architectural Overview,” 8 pages, 2003.
Intel “Intel Trusted Execution Technology,” Preliminary Architecture Specification, 102 pages, Aug. 2007.
Findeisen Ralf
Hillman Garth D.
Rawson Andrew R.
Simpson Gary H.
Strongin Geoffrey
Coleman Eric
GLOBALFOUNDRIES Inc.
Merkel Lawrence J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
LandOfFree
Uses of known good code for implementing processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Uses of known good code for implementing processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Uses of known good code for implementing processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4236341