Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2005-10-04
2005-10-04
Banankhah, Majid (Department: 2127)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C718S100000, C718S102000, C718S107000, C709S225000, C709S226000, C709S229000, C709S203000
Reexamination Certificate
active
06952827
ABSTRACT:
A method and system that prepares a task for being swapped out from processor utilization that is executing on a computer with multiple processors that each support multiple streams. The task has one or more teams of threads, where each team represents threads executing on a single processor. The task designates, for each stream, one stream that is executing a thread as a team master stream. The task designates one stream that is executing a thread as a task master stream. For each team master stream, the task notifies the operating system that the team is ready to be swapped out when each other thread of the team has saved its state and has quit its stream. Finally, for the task master stream, the task notifies the operating system that the task is ready to be swapped when it has saved its state and each of the other teams have notified the operating system that that team is ready to be swapped out.
REFERENCES:
patent: 4819234 (1989-04-01), Huber
patent: 4872167 (1989-10-01), Maezawa et al.
patent: 5168554 (1992-12-01), Luke
patent: 5179702 (1993-01-01), Spix et al.
patent: 5301325 (1994-04-01), Benson
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 5450575 (1995-09-01), Sites
patent: 5485626 (1996-01-01), Lawlor et al.
patent: 5504932 (1996-04-01), Vassiliadis et al.
patent: 5524250 (1996-06-01), Chesson et al.
patent: 5526521 (1996-06-01), Fitch et al.
patent: 5533192 (1996-07-01), Hawley et al.
patent: 5557761 (1996-09-01), Chan
patent: 5564051 (1996-10-01), Halliwell et al.
patent: 5581764 (1996-12-01), Fitzgerald et al.
patent: 5594864 (1997-01-01), Trauben
patent: 5598560 (1997-01-01), Benson
patent: 5632032 (1997-05-01), Ault et al.
patent: 5652889 (1997-07-01), Sites
patent: 5668993 (1997-09-01), Peters et al.
patent: 5712996 (1998-01-01), Schepers
patent: 5754855 (1998-05-01), Miller et al.
patent: 5768591 (1998-06-01), Robinson
patent: 5768592 (1998-06-01), Chang
patent: 5774721 (1998-06-01), Robinson
patent: 5787245 (1998-07-01), You et al.
patent: 5805892 (1998-09-01), Nakajima
patent: 5812811 (1998-09-01), Dubey et al.
patent: 5826265 (1998-10-01), Van Huben et al.
patent: 5867643 (1999-02-01), Sutton
patent: 5877766 (1999-03-01), Bates et al.
patent: 5887166 (1999-03-01), Mallick et al.
patent: 5901315 (1999-05-01), Edwards et al.
patent: 5903730 (1999-05-01), Asai et al.
patent: 5913925 (1999-06-01), Kahle et al.
patent: 5953530 (1999-09-01), Rishi et al.
patent: 5961639 (1999-10-01), Mallick et al.
patent: 5966539 (1999-10-01), Srivastava
patent: 5978902 (1999-11-01), Mann
patent: 6002872 (1999-12-01), Alexander, III et al.
patent: 6002879 (1999-12-01), Radigan et al.
patent: 6003066 (1999-12-01), Ryan et al.
patent: 6009269 (1999-12-01), Burrows et al.
patent: 6016542 (2000-01-01), Gottlieb et al.
patent: 6029005 (2000-02-01), Radigan
patent: 6049671 (2000-04-01), Slivka et al.
patent: 6058493 (2000-05-01), Talley
patent: 6059840 (2000-05-01), Click, Jr.
patent: 6072952 (2000-06-01), Janakiraman
patent: 6088788 (2000-07-01), Borkenhagen et al.
patent: 6094716 (2000-07-01), Witt
patent: 6101524 (2000-08-01), Choi et al.
patent: 6105051 (2000-08-01), Borkenhagen et al.
patent: 6112293 (2000-08-01), Witt
patent: 6151701 (2000-11-01), Humphreys et al.
patent: 6151704 (2000-11-01), Radigan
patent: 6195676 (2001-02-01), Spix et al.
patent: 6212544 (2001-04-01), Borkenhagen et al.
patent: 6233599 (2001-05-01), Nation et al.
patent: 6272520 (2001-08-01), Sharangpani et al.
patent: 6298370 (2001-10-01), Tang et al.
patent: 6487590 (2002-11-01), Foley et al.
patent: 6505229 (2003-01-01), Turner et al.
patent: 6560626 (2003-05-01), Hogle et al.
patent: 6560628 (2003-05-01), Murata
patent: 6567839 (2003-05-01), Borkenhagen et al.
patent: 6584489 (2003-06-01), Jones et al.
patent: 6594698 (2003-07-01), Chow et al.
patent: 6622155 (2003-09-01), Haddon et al.
patent: 6631425 (2003-10-01), Helland et al.
patent: 6766515 (2004-07-01), Bitar et al.
patent: 6785887 (2004-08-01), Armstrong et al.
patent: 19710252 (1998-02-01), None
patent: 0422945 (1991-04-01), None
patent: 0455966 (1991-11-01), None
patent: 0537098 (1993-04-01), None
patent: 0855648 (1998-07-01), None
patent: 0864979 (1998-09-01), None
patent: 2307760 (1997-06-01), None
Gail Alverson et al., “Tera Hardware-Software Cooperation,” Proceedings of Supercomputing 1997, San Jose, California, Nov. 1997.
Jack W. Davidson and David B. Whalley, “Reducing the Cost of Branches by Using Registers,” Proceedings of the 17th Annual Symposium on Computer Architecture, Seattle, Washington, May 28-31, 1990.
Jens Knoop et al., “The Power of Assignment Motion,” ACM SIGPLAN '95 Conference on Programming Language Design and Implementation, La Jolla, California, Jun. 18-21, 1995.
Hiralal Agrawal, “Dominators, Super Blocks and Program Coverage,” 21st ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, Portland, Oregon, Jan. 17-21, 1994.
Thomas Lang and Miquel Huguet, “Reduced Register Saving/Restoring in Single-Window Register Files,” Computer Architecture News, vol. 14, No. 3, Jun. 1986.
Ji Minwen et al., “Performance Measurements for Multithreaded Programs,” SIGMETRICS '98, ACM, 1998, pp. 168-170.
Jonathan E. Cook and Alexander L. Wolf, “Event Based Detection of Concurrency,” SIGSOFT '98 ACM, 1998, pp. 34-45.
Jenn-Yuan Tsai et al., “Performance Study of a Concurrent Multithreaded Processor,” IEEE, 1998, pp. 24-35.
“Method of Tracing Events in Multi-Threaded OS/2 Applications,” IBM Tech. Disclosure Bulletin, Sep. 1993, pp. 19-22.
Priyadarshan Kolte and Mary Jean Harrold, “Load/Store Range Analysis for Global Register Allocation,” ACM-SIGPLAN, Jun. 1993.
George Lal and Andrew W. Appel, “Iterated Register Coalescing,” ACM Transactions on Programming Languages and Systems, vol. 18, No. 3, May 1996, pp. 300-324.
Fred C. Chow and John L. Hennessy, “The Priority-Based Coloring Approach to Register Allocation,” ACM Transactions on Programming Languages and Systems, vol. 12, No. 4, Oct. 1990, pp. 501-536.
Preston Briggs et al, “Coloring Heuristics for Register Allocation,” Department of Computer Science, Rice University, Houston, Texas, Jun. 1989.
SangMin Shim and Soo-Mook Moon, Split-Path Enhanced Pipeline Scheduling for Loops with Control Flows, IEEE, Dec. 2, 1998.
David Callahan and Brian Koblenz, “Register Allocation via Hierarchical Graph Coloring,” Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation, Toronto, Canada, Jun. 26-28, 1991.
Preston Briggs et al., “Coloring Register Pairs,” ACM Letters on Programming Languages and Systems, vol. 1, No. 1, Mar. 1992.
Smith, Burton, “The End of Architecturs,” Keynote Address Presented at the 17thAnnual Symposium on Computer Architecture, Seattle, Washington, May 29, 1990.
Richard Korry et al., “Memory Management in the Tera MTA System,” 1995.
Gail Alverson et al., “Processor Management in the Tera MTA System,” 1995.
Major System Characteristics of the TERA MTA, 1995.
Touzeau, Roy F., “A Fortran Compiler for the FPS-164 Scientific Computer,” Proceedings of the ACM SIGPLAN '84 Symposium on Compiler Construction, SIGPLAN Notices 19(6):48-57, Jun. 1984.
Linton, Mark A., “The Evolution of Dbx,” USENIX Summer Conference, Jun. 11-15, 1990.
David Callahan and Burton Smith, A Future-Based Parallel Language for a General-Purpose Highly-Parallel Computer, Languages and Compilers for Parallel Computing, MIT Press, 1990.
David Callahan et al., “Improving Register Allocation for Subscripted Variables,” Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, White Plans, New York, Jun. 20-22, 1990.
Adelberg, Brad et al., “The Strip Rule System for Efficiently Maintaining Derived Data,” Sigmod Record, Association for Computing Machinery, New York, vol. 26, No. 2, Jun. 1, 1997.
Surajit, Chaudhuri and Umeshwa
Alverson Gail A.
Callahan, II Charles David
Coatney Susan L.
Koblenz Brian D.
Korry Richard D.
Banankhah Majid
Cray Inc.
Perkins Coie LLP
LandOfFree
User program and operating system interface in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with User program and operating system interface in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and User program and operating system interface in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3447983