User-accessible freeze-logic for dynamic power reduction and...

Details User-accessible freeze-logic for dynamic power reduction and... User-accessible freeze-logic for dynamic power reduction and...

2008-02-29

2009-10-20

Le, Don P (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S041000

Reexamination Certificate

active

07605603

ABSTRACT:
A programmable logic device (PLD) includes a configuration circuit, and first and second freeze-logic circuits. The configuration circuit provides configuration data for configuring programmable resources of the PLD during a configuration mode of the PLD. One of the two freeze-logic circuits provides a freeze logic signal during the configuration mode of the PLD. The other freeze-logic circuit provides a freeze logic signal during a user mode of the PLD.

REFERENCES:
patent: 6216191 (2001-04-01), Britton et al.
patent: 6467009 (2002-10-01), Winegarden et al.

Affiliated with

Also associated with

Rating

User-accessible freeze-logic for dynamic power reduction and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with User-accessible freeze-logic for dynamic power reduction and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and User-accessible freeze-logic for dynamic power reduction and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4125291