Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1996-04-22
1998-06-02
Wojciechowicz, Eward
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257315, 257316, 257321, 257403, 438157, 438176, 438267, 438522, 438694, H01L 2972
Patent
active
057604355
ABSTRACT:
A method of forming a high density cell in electrically erasable and programmable read only memory (EEPROM) is disclosed. The doubling efficiency is achieved through providing two floating gates in a single cell, unlike what is found in prior art. While the polysilicon control gate is formed by conventional means, the floating gates are formed through a novel method of forming additional polysilicon spacers which are then coupled with lightly doped drain (LDD) regions to function as floating gates. Furthermore, the cell is turned on and off through the modulation of the LDD resistance and not through charge saturation methods of prior art. Finally, it is shown that through the use of two floating gates, rather than one, two bits of information can be stored in one cell with the concomitant advantage of doubled efficiency.
REFERENCES:
patent: 5021999 (1991-06-01), Kohda et al.
patent: 5168465 (1992-12-01), Harari
patent: 5267194 (1993-11-01), Jang
patent: 5414286 (1995-05-01), Yamauchi
patent: 5414287 (1995-05-01), Hong
patent: 5614747 (1997-03-01), Ahn et al.
S. Wolf, "Silicon Processing In The VLSI-vol. 2", Lattice Press, Sunset Beach, CA, pp. 632-634.
Ackerman Stephen B.
Chartered Semiconductor Manufacturing Ltd.
Saile George O.
Wojciechowicz Eward
LandOfFree
Use of spacers as floating gates in EEPROM with doubled storage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of spacers as floating gates in EEPROM with doubled storage , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of spacers as floating gates in EEPROM with doubled storage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1462850