Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-11-27
2003-04-22
Meier, Stephen D. (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S377000
Reexamination Certificate
active
06552401
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to the field of semiconductor memory circuits, and particularly to a method of improving DRAM refresh by using midgap or near midgap materials, such as silicon germanium, in transistor gate electrodes for tuning workfunction and threshold voltages in DRAM access transistors, so as to minimize current leakage.
BACKGROUND OF THE INVENTION
Doping of semiconductor substrates to form semiconductor devices is a well known practice in the art. To form memory devices, not only are the underlying substrate and source and drain regions implanted with dopant, but most often the conductive elements of the transistor gates are doped as well. In modern DRAM processing, typical and almost universal doping patterns for transistors in the prior art include utilizing a N+ doped polysilicon (poly) for the access transistor gates, N+ doped poly for periphery NMOS transistor gates, and N+ doped poly for periphery PMOS transistor gates. A new trend in the industry is to utilize a P+ doped poly for the periphery PMOS transistor gates.
In semiconductor device manufacture, a known problem is that as gate lengths of transistors are scaled to shorter and shorter lengths and gate dielectrics are reduced, the doping levels of the underlying channel region of the substrate must be increased to maintain sufficient access device threshold voltages (V
t
). Current leakage is a problem with modern memory devices associated with such doping. There are two components to leakage: (1) transistor leakage, which may be reduced by increasing the substrate doping in the channel region, and thus increasing the V
t
; and (2) diode leakage of the source/drain junction. A major problem is that efforts to alleviate one leakage problem worsens the other. For example, while increasing the channel region substrate doping raises V
t
and reduces the transistor leakage problem, it worsens the diode leakage. Hence, when access devices are manufactured by current processes, they must be designed to balance theses two leakage components, which is becoming increasingly more difficult to do. Another problem is that as the array (channel region) doping levels increase in a DRAM array to set sufficient threshold voltage for the access transistor, DRAM refresh characteristics suffer.
To scale the DRAM die size smaller, the transistor gate lengths in both the array and periphery must be reduced. To support the shorter gate lengths and to minimize the power dissipation of increasing DRAM density, the operation voltage is reduced. The lower operating voltage and the reduction in gate length dictate that the gate dielectric is reduced to maintain sufficient switching performance. For NMOS transistors with N+ poly gate electrodes, as the gate oxide is reduced it is required to increase the channel doping to maintain a sufficiently high access threshold voltage.
In DRAM technology, a stored “one” will gradually become a “zero” as electrons refill the empty well. This phenomenon is the leakage described above. The nature of the one transistor DRAM cell is that “ones” gradually become “zeros” and “zeros” remain so. This phenomenon requires that the memory cell be refreshed periodically to maintain the correct data storage at each bit location. The total leakage current of the cell must be low enough that the cell does not discharge and lose its memory state. If a transistor could be designed to have less leakage current, the refresh characteristics of the DRAM would be improved.
It would be useful in DRAM device manufacturing to utilize a method of tailoring transistor threshold voltages specifically for the various transistors that required less channel dopant. It would be preferable if this tailoring of V
t
could be accomplished while reducing the memory array substrate channel doping levels so as to minimize current leakage and improve refresh characteristics. Additionally, use of novel materials, that could be readily incorporated into standard DRAM processing, for transistor gate electrodes to accomplish the above would be advantageous.
SUMMARY OF THE INVENTION
This invention relates to a method of forming a DRAM structure and the resulting structure. This method uses selected amounts of silicon midgap or near midgap materials for transistor gate electrodes, and thus tailors the workfunction of the gate electrodes. In so tailoring the workfunction of the gate electrodes, a DRAM memory device can be formed with a threshold voltage set to a sufficiently high level, while allowing an accompanying reduction in the array substrate channel doping requirements for a given target V
t
of the DRAM transistor. By this method, novel DRAM access and periphery logic transistors may be formed, having a threshold voltage tailored to a sufficient level, with accordingly reduced channel region substrate doping, resulting in minimized transistor and diode current leakage, and ultimately effectuating improvements in the refresh characteristics of the DRAM device.
These and other features and advantages of the invention will be more clearly understood from the following detailed description of the invention which is provided in connection with the accompanying drawings.
REFERENCES:
patent: 5260593 (1993-11-01), Lee
patent: 5466958 (1995-11-01), Kakumu
patent: 5824576 (1998-10-01), Doan et al.
patent: 5872059 (1999-02-01), Doan et al.
patent: 5888867 (1999-03-01), Wang et al.
patent: 5930106 (1999-07-01), Deboer et al.
patent: 5952701 (1999-09-01), Bulucea et al.
patent: 6005801 (1999-12-01), Wu et al.
patent: 6030894 (2000-02-01), Hada et al.
patent: 6074902 (2000-06-01), Doan et al.
patent: 6255160 (2001-07-01), Huang
Y.V. Ponomarev; Gate-Workfunction Engineering Using Poly-(Si,Ge) for High-Performance 0.18&mgr;m CMOS Technology; 1997.
T. Skotnicki, et al.; SiGe Gate for Highly Performant 0.15/0.18&mgr;m CMOS Technology.
Hommy C. Hsiao; Advanced Technologies for Optimized Sub-Quarter-Micrometer SOI COMOS Devices.
Wen-Chin Lee; Optimized Poly-Si1—xGex-Gate Technology for Dual Gate CMOS Application.
Vivian Z-Q Li; Single Gate 0.15 m CMOS Devices Fabricated using RTCVD In-Situ Boron Doped Si1xGex-Gates.
J. Dunn, et al.; Trends in Silicon Germanium BiCMOS Integration and Reliability.
IBM's SiGe Technology for Telecommunications and Mi Applications;;<http://www.chips.ibm.com/bluelogic/showcase/sige/whitepaper.html>.
S. Subbanna; Integration and Design Issues in Combining Very-High-Speed Silicon-Germanium Bipolar Transistors and ULSI CMOS for System-on-a-Chip Applications.
Silicon Germanium BiCMOS Technology; <http://www.chips.ibm.com/bluelogic/showcase/sige/technology.html>.
Meier Stephen D.
Micron Technology
LandOfFree
Use of gate electrode workfunction to improve DRAM refresh does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of gate electrode workfunction to improve DRAM refresh, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of gate electrode workfunction to improve DRAM refresh will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3010882