Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2005-02-22
2005-02-22
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S047000, C716S030000
Reexamination Certificate
active
06859065
ABSTRACT:
A routing structure in a PLD is implemented in a staggered fashion. Routing lines that would otherwise be “partial” and dangling at a routing architecture boundary are driven, providing additional flexibility for routing signals to the PLD core from the boundaries.
REFERENCES:
patent: 4870302 (1989-09-01), Freeman
patent: 4871930 (1989-10-01), Wong et al.
patent: 5121006 (1992-06-01), Pedersen
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5243238 (1993-09-01), Kean
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5359536 (1994-10-01), Agrawal et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5485103 (1996-01-01), Pedersen et al.
patent: 5537057 (1996-07-01), Leong et al.
patent: 5541530 (1996-07-01), Cliff et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5557217 (1996-09-01), Pedersen
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5592106 (1997-01-01), Leong et al.
patent: 5656950 (1997-08-01), Duong et al.
patent: 5682107 (1997-10-01), Tavana et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5701091 (1997-12-01), Kean
patent: 5705939 (1998-01-01), McClintock et al.
patent: 5760604 (1998-06-01), Pierce et al.
patent: 5847579 (1998-12-01), Trimberger
patent: 5880598 (1999-03-01), Duong
patent: 5900743 (1999-05-01), McClintock et al.
patent: 5903165 (1999-05-01), Jones et al.
patent: 5907248 (1999-05-01), Bauer et al.
patent: 5909126 (1999-06-01), Cliff et al.
patent: 5914616 (1999-06-01), Young et al.
patent: 5942913 (1999-08-01), Young et al.
patent: 5977793 (1999-11-01), Reddy et al.
patent: 6002268 (1999-12-01), Sasaki et al.
patent: 6084429 (2000-07-01), Trimberger
patent: 6107824 (2000-08-01), Reddy et al.
patent: 6204690 (2001-03-01), Young et al.
patent: 6218859 (2001-04-01), Pedersen
patent: 6278291 (2001-08-01), McClintock et al.
patent: 6289412 (2001-09-01), Yuan et al.
patent: 6292018 (2001-09-01), Kean
patent: 6300794 (2001-10-01), Reddy et al.
patent: 6484291 (2002-11-01), Amiya et al.
patent: 6605962 (2003-08-01), Lee et al.
patent: 20010033188 (2001-10-01), Aung et al.
Altera Corporation (Jun. 1996). “Max 7000: Programmable logic device family”Data Book, A-DB-0696-01, version 4, pp. 193-261.
Altera Corporation (Oct. 2001). Excalibur “Description of the The Floor plan”, pp. 1-1 through 1-10.
Betz, V. et al., eds. (1999) “Background and Prevoius Work,” Chapter 2In Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic, Boston pp. 12-18.
Betz, V. et al., eds. (1999). “Routing Tools and Routing Architecture Generation,” Chapter 4In Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic, Boston, pp. 63-95.
Betz, V. et al., (1999). “Detailed Routing Architecture,” Chapter 7 InArchitecture and CAD for Deep-Submicron FPGAs, Kluwer Academic, Boston, pp. 151-190.
Betz, V. et al., eds. (1999). “Global Routing Architecture,” Chapter 5 InArchitecture and CAD for Deep-Submicron FPGAs, Kluwer Academic, Boston, pp. 105-126.
Xilinx. (Nov.2000). “Programmable Logic: News and Views, a monthly report on developments in the PLD/FPGA industry”Electronic Trend Publications, Inc., IX(11):14-15. (Includes Table of Contents).
Xilinx. (Oct. 2000) “Putting It All the Together, The Vitrex-II Series Platform FPGA: World fastest logic routing” Xilinx brochure, p. 83.
Johnson Brian D.
Lee Andy L.
Leventis Paul
McClintock Cameron
Powell Giles V.
Altera Corporation
Cho James H.
Morrison & Foerster / LLP
LandOfFree
Use of dangling partial lines for interfacing in a PLD does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of dangling partial lines for interfacing in a PLD, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of dangling partial lines for interfacing in a PLD will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3509236